

Quine McCluskey method $\longleftrightarrow$ Minterms

K-map: 2 vars, 3 vars, 4 vars, 5 vars

Simplify the foll Boolean fⁿ by using Quine McCluskey method
 $f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 8, 10, 12, 13) = \text{SOP}$

Sol. ① List all the minterms in the binary form

Minterms	Binary represent ⁿ
m_0	0 0 0 0
m_2	0 0 1 0
m_3	0 0 1 1
m_6	0 1 1 0

m_7	0 1 1 1
m_8	1 0 0 0
m_{10}	1 0 1 0
m_{12}	1 1 0 0
m_{13}	1 1 0 1

2) Arrange the minterms according to no of 1's

Minterms	Binary Representation
1 st m_0	0 0 0 0 → zero 1's
2 nd m_2	0 0 1 0 → One 1's
m_4	1 0 0 0
m_3	0 0 1 1
m_6	0 1 1 0
3 rd m_{10}	1 0 1 0
m_{12}	1 1 0 0
m_7	0 1 1 1
4 th m_{13}	1 1 0 1 → three 1's

3) Compare each binary no with every term in the next adjacent category and if they differ only by 1 position, put a check mark & copy the term in the next column with (-) (hyphen) in the position that they differed.

Minterm	Binary Representation
(0, 2)	0 0 1 0
(0, 4)	- 0 0 0

③

min term	Binary Represent ⁿ	
	A B C D	
(0, 2) ✓	0 0 0 0	✓
(0, 8) ✓	- 0 0 0	✓
(2, 3) ✓	0 0 1 -	✓
(2, 6) ✓	0 - 1 0	✓
(2, 10) ✓	0 0 1 0	✓
(8, 10) ✓	1 0 0 0	✓
(8, 12)	1 - 0 0	→ $A\bar{C}\bar{D}$
3, 7 ✓	0 - 1 1	✓
6, 7 ✓	0 1 1 -	✓
12, 13 ✓	1 1 0 -	→ $AB\bar{C}$

1st
2nd
3rd

④

④ Differ only by 1 position

min term	Binary Represent ⁿ	
	A B C D	
(0, 2, 8, 10)	- 0 - 0	→ $\bar{B}\bar{D}$
(0, 8, 2, 10)	- 0 - 0	
(2, 3, 6, 7)	0 - 1 -	→ $\bar{A}C$
(2, 6, 3, 7)	0 - 1 -	

⑤ List the prime implicants

$(8, 12) = A\bar{C}\bar{D}$
 $(12, 13) = A\bar{B}\bar{C}$
 $(0, 2, 8, 10) = \bar{B}\bar{D}$
 $(2, 3, 6, 7) = \bar{A}C$

⑤ List the (prime) implicants
 $(8, 12) = A\bar{C}\bar{D} \checkmark$
 $(12, 13) = A\bar{B}\bar{C} \checkmark$
 $(6, 2, 8, 10) = \bar{B}\bar{D} \checkmark$
 $(2, 3, 6, 7) = \bar{A}C \checkmark$

9

3 1 2 1
A B C D

⑥ Select the min no of prime implicants which must cover ALL the minterms

Prime implicant selection chart

Prime implicants	m_0 ↓	m_2 ↓	m_3 ↓	m_6	m_7	m_8	m_{10}	m_{12}	m_{13}
$(8, 12) = A\bar{C}\bar{D}$								•	•
$(12, 13) = A\bar{B}\bar{C} \checkmark$								•	•
$(0, 2, 8, 10) = \bar{B}\bar{D} \checkmark$	•	•				•	•		
$(2, 3, 6, 7) = \bar{A}C \checkmark$		•	•	•	•				

Simplified B.E using
 $Q.M = \underbrace{(\bar{B}\bar{D}) + (\bar{A}\bar{C})}_{\text{Covered}} + \underbrace{ABC}_{\text{Covered}}$
 $= (-0-0) + (0-1-) + (110-)$

Minimize the expression using Quine McCluskey method

$$Y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD$$

$$= \sum m(2, 4, 5, 9, 12, 13)$$

Q7 List all the minterms in the binary form

Handwritten K-map solution for a 4-variable function. The solution is presented in five steps:

- Step (i):** Min. Bin. Represent. The K-map shows the function with 1s at minterms 2, 4, 5, 9, 12, and 13.
- Step (ii):** Min. Bin. Represent. The K-map shows the function with prime implicants circled: (2,4), (4,5), (5,13), (9,13), and (12,13).
- Step (iii):** Min. Bin. Represent. The K-map shows the function with prime implicants circled: (2,4), (4,5), (5,13), (9,13), and (12,13).
- Step (iv):** Min. Bin. Represent. The K-map shows the function with prime implicants circled: (2,4), (4,5), (5,13), (9,13), and (12,13).
- Step (v):** Prime Implicants. The prime implicants are listed as:
 - (2) = 0010 = $\bar{A}\bar{B}CD$
 - (9,13) = 1-01 = $A\bar{C}D$
 - (4,5,12,13) = -10- = BC

Step vi): Min no of prime implicants $\rightarrow$ ALL the minterms

Prime Implicants	m_2 c-1	m_4 c-2	m_5 c-3	m_9 c-4	m_{12} c-5	m_{13} c-6
$\checkmark \bar{A}\bar{B}c\bar{D}$ (2)	1					
$\checkmark A\bar{c}D$ (9, 13)				1		1
$\checkmark B\bar{c}$ (4, 5, 12, 13)		1	1		1	1

Final Simplified Boolean Expression = $\bar{A}\bar{B}c\bar{D} + B\bar{c} + A\bar{c}D$.

Obtain all the prime implicants of the fol f^n .

$$f(v, w, x, y, z) = \sum m(\underbrace{1, 4, 5, 9, 11, 12, 14, 15, 17, 25, 26, 27, 30, 31})$$

14 minterms

Quine McCluskey using Don't care terms (cross-X)

$x = 1$

$$f(v, w, x, y, z) = \sum m(4, 5, 9, 11, 12, 14, 15, 27, 30) + dc(1, 17, 25, 26, 31)$$

min	v	w	x	y	z	min	v	w	x	y	z	min	v	w	x	y	z	min	v	w	x	y	z
m4	0	0	1	0	0	m1	0	0	0	0	1	m1	0	0	0	0	1	m1	0	0	0	0	1
m5	0	0	1	0	1	m4	0	0	1	0	0	m4	0	0	1	0	0	m4	0	0	1	0	0
m9	0	1	0	0	1	m5	0	0	1	0	1	m5	0	0	1	0	1	m5	0	0	1	0	1
m11	0	1	0	1	1	m9	0	1	0	0	1	m9	0	1	0	0	1	m9	0	1	0	0	1
m12	0	1	1	0	0	m12	0	1	1	0	0	m12	0	1	1	0	0	m12	0	1	1	0	0
m14	0	1	1	1	0	m13	1	0	0	0	1	m13	1	0	0	0	1	m13	1	0	0	0	1
m15	0	1	1	1	1	m14	0	1	1	1	0	m14	0	1	1	1	0	m14	0	1	1	1	0
m23	1	1	0	1	1	m25	1	1	0	0	1	m25	1	1	0	0	1	m25	1	1	0	0	1
m30	1	1	1	1	0	m26	1	1	0	1	0	m26	1	1	0	1	0	m26	1	1	0	1	0
m31	1	1	1	1	1	m15	0	1	1	1	1	m15	0	1	1	1	1	m15	0	1	1	1	1
						m27	1	1	0	1	1	m27	1	1	0	1	1	m27	1	1	0	1	1
						m30	1	1	1	1	0	m30	1	1	1	1	0	m30	1	1	1	1	0
						m31	1	1	1	1	1	m31	1	1	1	1	1	m31	1	1	1	1	1

Step (1) Bin.

Step (2) - group as per 1's

Step (3)

Step (4)

Step 5: prime implicants
9 prime implicants

List all the prime implicants

Prime Implicants	Bin. Represent
$(1, 5) = \bar{v} \bar{w} \bar{y} z$	0 0 - 0 1
$(4, 5) = \bar{v} \bar{w} x \bar{y}$	0 0 1 0 -
$(4, 12) = \bar{v} x \bar{y} \bar{z}$	0 - 1 0 0
$(12, 14) = \bar{v} w x \bar{z}$	0 1 1 - 0
$(1, 9, 12, 25) = \bar{x} \bar{y} z$	- - 0 0 1
$(9, 11, 18, 27) = w \bar{x} z$	- 1 0 - 1
$(11, 15, 22, 31) = w x \bar{z}$	- 1 - 1 1
$(14, 15, 30, 31) = w x z$	- 1 1 1 -
$(26, 27, 30, 31) = v w y$	1 1 - 1 -

Solution of min pr. imp = ALL = P.I. S. chart

Find Simplified Boolean Expr using Quine-McCluskey

$$= \bar{x} \bar{y} z + v w y$$

1, 9, 12, 25

26, 27, 30, 31

Prime Implicants	m1	m4	m5	m9	m11	m12	m14	m15	m17	m25	m26	m27	m30	m31
$(1, 5)$	⊙		⊙											
$(4, 5)$		⊙	⊙											
$(4, 12)$						⊙	⊙							
$(12, 14)$						⊙								
$(1, 9, 12, 25)$	⊙			⊙	⊙				⊙	⊙				
$(9, 11, 18, 27)$				⊙	⊙						⊙	⊙		
$(11, 15, 22, 31)$							⊙	⊙					⊙	⊙
$(14, 15, 30, 31)$							⊙	⊙					⊙	⊙
$(26, 27, 30, 31)$									⊙	⊙	⊙	⊙	⊙	⊙

Using Quine McCluskey tabulation method, obtain the set of prime implicants for the fn $f(a, b, c, d) = \sum (0, 1, 4, 5, 9, 10, 12, 14, 15) + d(2, 8, 13)$ and hence obtain the minimal form of the given fn employing decimal representⁿ.

Solⁿ:

1 st step					2 nd step					Step-3 - comparison					Binary rep ⁿ				
Min.	a	b	c	d	Min.	a	b	c	d	Min. Comp ⁿ	a	b	c	d	Min. Comp ⁿ	a	b	c	d
m ₀	0	0	0	0	m ₀	0	0	0	0	(0, 1)	0	0	0	0	(0, 1, 4, 5)	0	-	0	-
m ₁	0	0	0	1	m ₁	0	0	0	1	(0, 2)	0	0	0	1	(0, 1, 8, 9)	-	0	0	-
m ₄	0	1	0	0	m ₄	0	1	0	0	(0, 4)	0	1	0	0	(0, 2, 8, 10)	-	0	-	0
m ₅	0	1	0	1	m ₅	0	1	0	1	(0, 5)	0	1	0	1	(0, 4, 1, 5)	0	-	0	-
m ₉	1	0	0	1	m ₉	1	0	0	1	(1, 9)	1	0	0	1	(0, 4, 8, 12)	-	-	0	0
m ₁₀	1	0	1	0	m ₁₀	1	0	1	0	(2, 10)	1	0	1	0	(0, 8, 1, 9)	-	0	0	-
m ₁₂	1	1	0	0	m ₁₂	1	1	0	0	(4, 5)	0	1	0	0	(0, 8, 2, 10)	-	0	-	0
m ₁₄	1	1	1	0	m ₁₄	1	1	1	0	(4, 12)	1	1	0	0	(0, 8, 4, 12)	-	-	0	0
m ₁₅	1	1	1	1	m ₁₅	1	1	1	1	(8, 9)	1	0	0	1	(1, 5, 9, 13)	-	-	0	1
m ₂	0	0	1	0	m ₂	0	0	1	0	(8, 10)	1	0	1	0	(1, 9, 5, 13)	-	-	0	1
m ₈	1	0	0	0	m ₈	1	0	0	0	(8, 12)	1	0	0	0	(4, 12, 5, 13)	-	1	0	-
m ₁₃	1	1	0	1	m ₁₃	1	1	0	1						(4, 5, 12, 13)	-	1	0	-
															(8, 9, 12, 13)	1	-	0	-
															(8, 10, 12, 14)	1	-	-	0
															(8, 12, 9, 13)	1	-	0	-
															(8, 12, 10, 14)	1	-	-	0
															(12, 13, 14, 15)	1	1	-	-

(2, 14, 13, 15)
1 1 - -

Using Quine McCluskey tabulation method, obtain the set of prime implicants for the fn $f(a, b, c, d) = \sum (0, 1, 4, 5, 9, 10, 12, 14, 15) + d(2, 8, 13)$ and hence obtain the minimal form of the given fn employing decimal representⁿ.

Solⁿ:

1 st step					2 nd step					Step-3 - comparison					Binary rep ⁿ				
Min.	a	b	c	d	Min.	a	b	c	d	Min. Comp ⁿ	a	b	c	d	Min. Comp ⁿ	a	b	c	d
m ₀	0	0	0	0	m ₀	0	0	0	0	(0, 1)	0	0	0	0	(0, 1, 4, 5)	0	-	0	-
m ₁	0	0	0	1	m ₁	0	0	0	1	(0, 2)	0	0	0	1	(0, 1, 8, 9)	-	0	0	-
m ₄	0	1	0	0	m ₄	0	1	0	0	(0, 4)	0	1	0	0	(0, 2, 8, 10)	-	0	-	0
m ₅	0	1	0	1	m ₅	0	1	0	1	(0, 5)	0	1	0	1	(0, 4, 1, 5)	0	-	0	-
m ₉	1	0	0	1	m ₉	1	0	0	1	(1, 9)	1	0	0	1	(0, 4, 8, 12)	-	-	0	0
m ₁₀	1	0	1	0	m ₁₀	1	0	1	0	(2, 10)	1	0	1	0	(0, 8, 1, 9)	-	0	0	-
m ₁₂	1	1	0	0	m ₁₂	1	1	0	0	(4, 5)	0	1	0	0	(0, 8, 2, 10)	-	0	-	0
m ₁₄	1	1	1	0	m ₁₄	1	1	1	0	(4, 12)	1	1	0	0	(0, 8, 4, 12)	-	-	0	0
m ₁₅	1	1	1	1	m ₁₅	1	1	1	1	(8, 9)	1	0	0	1	(1, 5, 9, 13)	-	-	0	1
m ₂	0	0	1	0	m ₂	0	0	1	0	(8, 10)	1	0	1	0	(1, 9, 5, 13)	-	-	0	1
m ₈	1	0	0	0	m ₈	1	0	0	0	(8, 12)	1	0	0	0	(4, 12, 5, 13)	-	1	0	-
m ₁₃	1	1	0	1	m ₁₃	1	1	0	1						(4, 5, 12, 13)	-	1	0	-
															(8, 9, 12, 13)	1	-	0	-
															(8, 10, 12, 14)	1	-	-	0
															(8, 12, 9, 13)	1	-	0	-
															(8, 12, 10, 14)	1	-	-	0
															(12, 13, 14, 15)	1	1	-	-

(2, 14, 13, 15)

1 1 - -

Step 6: Draw prime implicants solution chart

Final B.E = $\bar{b}\bar{d} + ab + \bar{c}$
 $(-0-0) + (11--) + (--0-)$

Min. Group	a	b	c	d
(0, 1, 4, 5)	0	0	0	0
(0, 1, 8, 9)	0	0	0	1
(0, 2, 8, 10)	0	1	0	0
(0, 4, 8, 12)	0	1	0	1
(1, 5, 9, 13)	1	0	0	0
(1, 12, 5, 13)	1	1	0	0
(1, 4, 12, 13)	1	1	0	1
(8, 10, 12, 14)	1	0	1	0
(12, 13, 14, 15)	1	1	1	0

Min. Group	a	b	c	d
(0, 1, 4, 5, 8, 9, 12, 13)	-	-	0	-
(0, 1, 8, 9, 4, 12, 5, 13)	-	-	0	-
(0, 4, 8, 12, 1, 5, 9, 13)	-	-	0	-

Step 5: 4 prime implicants
 $\bar{b}\bar{d} = (0, 2, 8, 10) = -0-0$
 $a\bar{d} = (8, 10, 12, 14) = 1--0$
 $ab = (12, 13, 14, 15) = 11--$
 $\bar{c} = (0, 1, 4, 5, 8, 9, 12, 13) = --0--$

Prime Implicants	m ₀	m ₁	m ₂	m ₄	m ₅	m ₈	m ₉	m ₁₀	m ₁₂	m ₁₃	m ₁₄	m ₁₅
✓ $\bar{b}\bar{d} = (0, 2, 8, 10)$	0		0			0		0			0	
$a\bar{d} = (8, 10, 12, 14)$ ✗								0	0		0	
✓ $ab = (12, 13, 14, 15)$				0	0	0	0		0	0		0 ✓
✓ $\bar{c} = (0, 1, 4, 5, 8, 9, 12, 13)$	0	0		0	0	0	0		0	0		


Unit - 2

Data processing circuits

Collection of logic gates

Combinational

Sequential



Ex: A combinational logic ckt with 3 i/p vars that will produce a majority when > one i/p var are = 1.
Derive the T.T. & implement the ckt.

Soln: 3 i/p variables $\Rightarrow 2^3 = 8$ combinⁿ/i/p set

Design of C.L.C.


	A	B	C	Y
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

BC	00	01	11	10
0	0	0	1	0
1	0	1	1	1



$$Y = AC + BC + AB$$

$$Y = AB + AC + BC$$

Implementⁿ:




Multiplexers: (MUX) $\rightarrow$ Select single data line from several data-i/p lines
 $\rightarrow$ data selector - many to 1 -



$\rightarrow$ Equivalent ckt $\rightarrow$ Equivalent ckt.

Block diagram of $2^n:1$ MUX

4:1 MUX:




Function table/Truth table


S ₁	S ₀	Y	E
0	0	D ₀	1
0	1	D ₁	1
1	0	D ₂	1
1	1	D ₃	1

$\bar{S}_1 \cdot \bar{S}_0 \cdot D_0$ (E) $\rightarrow \bar{S}_1 \cdot \bar{S}_0 \cdot D_0$ (E)
 $\bar{S}_1 \cdot S_0 \cdot D_1$ (E) $\rightarrow \bar{S}_1 \cdot S_0 \cdot D_1$ (E)
 $S_1 \cdot \bar{S}_0 \cdot D_2$ (E) $\rightarrow S_1 \cdot \bar{S}_0 \cdot D_2$ (E)
 $S_1 \cdot S_0 \cdot D_3$ (E) $\rightarrow S_1 \cdot S_0 \cdot D_3$ (E)

$$Y = E(\bar{S}_1 \cdot \bar{S}_0 \cdot D_0 + \bar{S}_1 \cdot S_0 \cdot D_1 + S_1 \cdot \bar{S}_0 \cdot D_2 + S_1 \cdot S_0 \cdot D_3)$$



2:1 MUX:




select line = 1
data lines = 2

Fⁿ table/Truth table

E	S ₀	Y
1	0	D ₀
1	1	D ₁


$$Y = E\bar{S}_0 \cdot D_0 + E S_0 \cdot D_1 = E(\bar{S}_0 \cdot D_0 + S_0 \cdot D_1)$$



Strobe/ Enable	A	B	C	D	Y
$\bar{L}$	L	L	L	L	$\bar{D}_0$
$\bar{L}$	L	L	L	H	$\bar{D}_1$
$\bar{L}$	L	L	H	L	$\bar{D}_2$
.	.	.	.	.	.
.	.	.	.	.	.
$\bar{L}$	H	H	H	H	$\bar{D}_3$
H	X	X	X	X	H

74150 Truth Table

can't be determined



Bubbles on Signal line:

$y \Rightarrow$ is the o/p that is the complement of the selected data-bit.
 $\bar{D}_0 = y$

$y \Rightarrow$ bubble on i/p pin, means the signal is active low.
Low-state

$1 = 1$
 $0 = 74150$

E	S ₁	S ₀	Y
0	0	0	$\bar{D}_0$
0	0	1	$\bar{D}_1$
0	1	0	$\bar{D}_2$
0	1	1	$\bar{D}_3$
1	X	X	X

Realization of 4 var f using 8:1 MUX

Soln: $f(w, x, y, z) = 2^4 = 16$

Horizontal grouping

w \ yz	00	01	11	10
00	0	0	0	0
01	0	1	0	0
11	1	0	0	0
10	0	1	0	1

horizontal grouping

Select line $wxy =$ horizontal column $\rightarrow$ (2) $\rightarrow$ data line

Vertical grouping


w \ yz	00	01	11	10
00	0	0	0	0
01	0	1	0	0
11	1	0	0	0
10	0	1	0	1

$wyz \rightarrow$ vertical grouping



(x) $\rightarrow$ data line i/p.

$\Sigma 0, 1, 5, 6, 7, 9, 12, 15$

w \ yz	00	01	11	10
00	1	1	0	0
01	0	1	1	1
11	1	0	1	0
10	0	1	0	0



$I_2 = x$



Analyze 4 var B. f using 4:1 mux
 $f(a,b,c,d) = \sum m(0,1,5,6,7,9,13,14)$

②
 Lea

ab \ cd	00	01	11	10
00	1	1	0	0
01	0	1	1	1
11	0	1	0	1
10	0	1	0	0

a \ b	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$\therefore I_3 = \bar{c}d + c\bar{d}$

Sub maps: I_0

a \ b	00	01	11	10
0	1	1	0	0
1	0	0	0	0

$$I_0 = \bar{c}$$



$$I_3 = c \oplus d$$

a \ b	00	01	11	10
0	0	1	1	1
1	0	0	0	0

$$d + c \Rightarrow I_1 = c + d$$

a \ b	00	01	11	10
0	0	1	0	0
1	0	0	0	0

$$I_2 = \bar{c} \cdot d$$




Realization of 3-var^{ies} fn using 4:1 mux:



$f(x, y, z) = \sum m(0, 2, 3, 5)$

Soln :-



	$x \backslash y \backslash z$	00	01	11	10
0	I_0	1	0	1	1
1	I_1	0	1	0	0
		I_2	I_3		



Submap for I_1




Submap



$x, y \rightarrow$ constant values $\rightarrow$ select lines
 $z \rightarrow$ varying $\rightarrow$ data line i/p.

nibble = $\frac{\text{byte}}{2} = \frac{8 \text{ bits}}{2}$
 nibble = 4 bits



Realization of 4 variables using 4:1 MUX
 Soln: 4-variables $\rightarrow 2^4 \rightarrow 16:1$ MUX

2 variables $\rightarrow 2^2 \rightarrow 4:1$ MUX

wx yz

	00	01	11	10	
00	1	1	0	0	$\rightarrow I_0$
01	0	1	1	1	$\rightarrow I_1$
11	0	1	0	1	$\rightarrow I_3$
10	0	1	0	0	$\rightarrow I_2$

Common - constant literals
 w, x selected lines
 varying $\rightarrow$ data lines
 (yz)

Submaps: for I_0, I_1, I_2 and I_3

w=0, x=0

	00	01	11	10
$I_0 =$	1	1	0	0

$I_0 = \bar{y}$ ✓

w=0, x=1

	00	01	11	10
$I_1 =$	0	1	1	1

$= z + y$
 $I_1 = y + z$ ✓

w=1, x=0


	00	01	11	10
$I_2 =$	0	1	0	0

$I_2 = \bar{y}z$ ✓

w=1, x=1

	00	01	11	10
$I_3 =$	0	1	0	1

$I_3 = \bar{y}z + y\bar{z} = y \oplus z$
 $I_3 = y \oplus z$ ✓



w, x yy

	00	01	11	10
00	1	1	0	0
01	0	1	1	1
11	0	1	0	0
10	0	1	1	0

I_0 I_1 I_2 I_3

$y=0$

1
1
1
1

$$x(\bar{w}\bar{x}) + \bar{w}x + (wx) + w\bar{x}$$

$$(w \oplus x) + (\bar{w} \oplus x)$$

$$1 + 0 = 1$$

$I_1 = 1$

$I_3 =$

0
1
0
1

$$\bar{w}x + w\bar{x}$$

$I_3 = w \oplus x$

Submaps for I_0, I_1, I_2, I_3

$I_0 = y \cdot \bar{y} \cdot 0$ Select lines

$w, x \rightarrow$ data lines


$y, \bar{y} \rightarrow$ select lines

$I_0 = \bar{w} \cdot \bar{x}$



$y=1$

0
1
0
0

$I_2 = \bar{w}x$




Realization of 3 vari boolean f using 4-to-1 mux




Eg. First method:

$f(x, y, z) = \sum m(0, 2, 3, 5)$ Submaps



$I_0 = \bar{z}$ $I_1 = 1$ $I_2 = z$ $I_3 = 0$





1 bit = 0 or 1

1 byte = 8-bits

1 word = 2-bytes = A B


1 nibble = 1 byte = 8-bits = 4 bits




A < 0

A B
0 0
0 0
0 1
1 1

0 0 0 1
1 1 1 0




Pins-ding: 74157



1) Show how 4:1 MUX can be obtained using only 2:1 MUX

Soln:



Logic eqⁿ for 2:1 MUX : $y = \bar{A} D_0 + A D_1$ (1)

Logic eqⁿ for 4:1 MUX : $y = \bar{A} \bar{B} D_0 + \bar{A} B D_1 + A \bar{B} D_2 + A B D_3$

$$y = \bar{A} (\bar{B} D_0 + B D_1) + A (\bar{B} D_2 + B D_3)$$


$\Rightarrow$ 4 s.
cho
 $\Rightarrow$ 2-to
A the


The logic eqⁿ of 4:1 MUX can be re-written as

$$y = \bar{A} (\bar{B} D_0 + B D_1) + A (\bar{B} D_2 + B D_3) \rightarrow (2)$$

Compare eqⁿ (1) & (2).

We need two 2:1 MUX to realize the two bracketed terms where B serves as select i/p. The o/p of these 2 MUXs can be sent to a 3rd MUX as data i/p's where A serves as select i/p & we get 4:1 MUX.





D	^{strobe} E	A	B	C	D	Y ₀	Y ₁	Y ₁₅
0	0	0	0	0	0	1	1	1
0	0	0	0	0	1	1	0	1
1		X	X	X	X	1	1	1
	1	X	X	X	X	1	1	1

Worked Example: Show how two 1-to-16 MUX can be connected to get 1-to-32 deMUX.

Solⁿ: 1-to-32 deMUX has 5 select @ variables A B C D E.

Four of them B C D E — fed to two 1-to-16 deMUX.


Fifth A — used to select one of these two deMUX through strobe-i/p.

If $A = 0$, the top 74154 is chosen.

∴ B C D E directs data to one of the 15 o/p's of that IC.

If $A = 1$, the top 74154 is chosen,

Adders & Subtractors : Combinational ckt



present if combin

Binary Adders:

$$\begin{aligned} 0 + 0 &= 0 \\ 0 + 1 &= 1 \\ 1 + 0 &= 1 \\ 1 + 1 &= 10_{\text{LSB}} \end{aligned}$$



3-bin. i/p's (Aug, Addn, Ci)
2 bin. o/p's.

Half Adder
Adder
9 bin. i/p's
Augend & addend
9 bin. o/p's


Binary Half Adder

TT:

x_i	y_i	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$x_i \rightarrow$ Augend
 $y_i \rightarrow$ addend
 $C \rightarrow$ carry
 $S \rightarrow$ Sum
 $0 \rightarrow$ Augend
 $+ 0 \rightarrow$ addend
 $0(0)$ sum

0	1	0	1
0	1	0	1
0	1	0	1



x_i	y_i	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{Sum} = x_i \cdot y_i + x_i \cdot \bar{y}_i$$

$$S = x_i \oplus y_i$$

Binary Full Adder chkt : $\rightarrow 3 \text{ i/p}$ Carry-out = C_{i+1}
 $\rightarrow 2 \text{ o/p}$

Truth table:


x_i	y_i	C_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-map:


	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C_{i+1} = x_i \cdot C_i + x_i \cdot y_i + y_i \cdot C_i$$

Logic:



$0 - x_i$	0	0	0
$0 - y_i$	1	1	1
$0 - C_i$	0	1	1
00	01	10	11



$y_i C_i$ Sum = S_i

	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S_i = \bar{x}_i \cdot \bar{y}_i \cdot C_i + \bar{x}_i \cdot y_i \cdot \bar{C}_i + x_i \cdot \bar{y}_i \cdot \bar{C}_i + x_i \cdot y_i \cdot C_i$$

$$= C_i (\bar{x}_i \bar{y}_i + x_i y_i) + \bar{C}_i (\bar{x}_i y_i + x_i \bar{y}_i)$$

$$= C_i (\overline{x_i \oplus y_i}) + \bar{C}_i (x_i \oplus y_i)$$

$$S_i = C_i \oplus (x_i \oplus y_i)$$

Binary Subtractor :

Half
↓
2 ips

Full
↓
3 ips

2 d ip
1 borrow
bi

x_i	y_i	d_i	b_i
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Karnaugh Map

$x_i \backslash y_i$	0	1
0	0	1
1	1	0

$$\bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i = x_i \oplus y_i$$

$d_i = x_i \oplus y_i$

Borrow

$x_i \backslash y_i$	0	1
0	0	1
1	0	0

$$\bar{x}_i \cdot y_i = b_i$$

Bin. half Subtractor :

$$\begin{array}{r} 0 - 0 = 0 \\ \boxed{0 - 1 = 1} \\ 1 - 0 = 1 \\ 1 - 1 = 0 \end{array}$$

$$\begin{array}{r} 0 \\ (-) 0 \\ \hline 0 \end{array}$$

borrow


$$\begin{array}{r} 10 \\ (-) 1 \\ \hline 1 \oplus 1 \\ b_i \end{array}$$

$$\begin{array}{r} 1 \\ (-) 0 \\ \hline 1 \end{array} \quad \begin{array}{r} 1 \\ (-) 1 \\ \hline 0 \end{array}$$

2 bin. ips: Minuend - x_i
Subtrahend - y_i

2 bin d ip: difference - d_i
borrow bit - b_i

Logic diagram / dcd / Realization / Implementation



Binary full subtractor $\left\{ \begin{array}{l} 3 \text{ i/p} - x_i, y_i, b_i \\ 1 \text{ o/p} - b_{i+1}, d_i \end{array} \right.$

x_i	y_i	b_i	d_i	b_{i+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\begin{array}{r} 0 \\ 0 \\ 10 \\ \hline 00 \end{array} \quad \begin{array}{r} 0 \\ 0 \\ 01 \\ \hline 01 \end{array} \quad \begin{array}{r} 10 \\ -1 \\ \hline 11 \end{array}$$

$$\begin{array}{r} 10 \\ 1 \\ \hline 0 \end{array} \quad \begin{array}{r} 0 \\ 1 \\ \hline 1 \end{array} \quad \begin{array}{r} 1 \\ 0 \\ \hline 0 \end{array}$$

$(x_i - y_i) =$ subtrahend


k-map

x_i	y_i	b_i	d_i
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$\Rightarrow$ 111x to S.B.E Full Adder
but b_i replaced with b_i and.

$$d_i = b_i \oplus (x_i \oplus y_i)$$

Logic diagram:




k-map

x_i	y_i	b_i	d_i
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$b_{i+1} = \overline{x_i} \cdot b_i + \overline{x_i} \cdot y_i + y_i \cdot b_i$$

$$= b_{i+1} = \text{borrow-out}$$

Decoder: Combinational dkt with multiple i/p's & multiple o/p's. Converts CODED i/p's into CODED o/p's, where the i/p & o/p codes are different




n - i/p's - (0 to $(n-1)$)
 2^n - o/p's - (0 to $2^n - 1$)

Binary decoder: 2 i/p lines. $n: 2^n$
 $2: 2^2 \Rightarrow$ (2) (4) ^{decoder}
 i/p o/p


E	A	B	Y_3	Y_2	Y_1	Y_0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	X	X	0	0	0	0

2:4 decoder



Draw the ckt for 3 to 8 decoder
Soln: Truth table $\rightarrow$ ckt diagram.

E	A	B	C	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1




3 to 8 line decoder

74138 : 3 to 8 decoder $\leftarrow$

- commercially available
- 3 bin. i/p
- 8 individual active LOW o/p


$\bar{E}$ = low stroke = active low enable i/p



Realization of multiple o/p for using Bin. Decoder

- 1) For active HIGH o/p $\Rightarrow$ o/p = 1
 SOP (minterms) implement
 POS (maxterms) " "
- 2) For active LOW o/p $\Rightarrow$ o/p = 0
 SOP $\rightarrow$?
 POS $\rightarrow$?

Δ HIGH $\leftarrow$ opp: 1
 $SOP \rightarrow D$
 $\rightarrow$ ORing



$m_0 = \bar{x} \cdot \bar{y} \cdot \bar{z} \rightarrow \text{minterm} - \text{product term}$

$\overline{m_0} = \overline{\bar{x} \cdot \bar{y} \cdot \bar{z}}$
 $= \overline{\bar{x}} + \overline{\bar{y}} + \overline{\bar{z}}$

$M_0 = (x + y + z) \rightarrow \text{maxterm} - \text{sum term}$

$m = \overline{M}$
 (x)
 $\overline{m} = M$

$\checkmark$
 $D = \overline{D}$
 $\overline{D} = D$

High if POS fn
↓
Do

$$(x + y + z) = \text{max}$$

$$\bar{x} \cdot \bar{y} \cdot \bar{z} = \text{minterm}$$



For Active LOW o/p:

POS $\rightarrow$ AND gate

SOP $\rightarrow$ NAND gate

For Active HIGH o/p

SOP $\rightarrow$ OR gate

POS $\rightarrow$ NOR gate

Implement f₁ multiple o/p f₂ using 74138 (Active LOW o/p)

$$f_1 = \sum m(1, 4, 5, 7)$$


↓ NAND OR

$$f_2 = \prod M(2, 3, 6, 7)$$

↓ AND NOR

Active HIGH o/p

Soln.




(Implement) full subtractor using a decoder and write TT.

	x	y	z	D	Bout
0	0	0	0	0	0
1	0	0	1	1	1 ✓
2	0	1	0	1 ✓	1 ✓
3	0	1	1	0	1 ✓
4	1	0	0	1 ✓	0
5	1	0	1	0	0
6	1	1	0	0 ✓	0
7	1	1	1	1	1 ✓

T.T for F.S

1 high




Implementation of FS using 3:8 decoder

BCD to decimal decoder: 1 of 10-decoder. (only 1 of the 10 o/p's is high)

Binary Coded Decimal — Decimal decoder

(16) $\frac{(0-9)}{(10-15)} \times (7445) - \text{LOW o/p's}$

	A	B	C	D	y_9	y_8	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0
→ 0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
1	0	0	0	1	1	1	1	1	1	1	1	1	0	0
2	0	0	1	0	1	1	1	1	1	1	1	0	0	0
3	0	0	1	1	1	1	1	1	1	1	0	0	0	0
4	0	1	0	0	1	1	1	1	1	0	0	0	0	0
5	0	1	0	1	1	1	1	1	0	0	0	0	0	0
6	0	1	1	0	1	1	1	0	0	0	0	0	0	0
7	0	1	1	1	1	1	0	0	0	0	0	0	0	0
8	1	0	0	0	0	0	0	0	0	0	0	0	0	1
9	1	0	0	1	0	0	0	0	0	0	0	0	0	1



BCD: nibble equivalent (4-bit binary no).

323₍₁₀₎ $\Rightarrow$ BCD,
 $\swarrow \quad \searrow \quad \searrow$
 0011 0010 001

875₍₁₀₎ = BCD-9
 $\swarrow \quad \searrow \quad \searrow$
 1000 0111 0101

0 $\rightarrow$ 16

$$\begin{array}{r} 2 \overline{) 3} \\ \underline{1} \\ 1 \end{array}$$

$$\begin{array}{r} 2 \overline{) 7} \\ \underline{3} \\ 1 \end{array}$$

2 ³	2 ²	2 ¹	2 ⁰
8	4	2	1
0	1	1	1
0	1	0	1
1	0	0	0

BCD $\rightarrow$ Decimal again
 $\overbrace{0111}^9 \overbrace{1010}^8 \overbrace{0010}^1 \overbrace{101}^2_{(2)} = 9$
 $\boxed{7 \quad A \quad 5} = \underline{7A5} \begin{matrix} 10 \\ 100 \end{matrix}$

$\boxed{0101} \boxed{0101} \boxed{1101} = \text{Decimal } 9$
 5 5 D = 55D

$\boxed{0011} \boxed{0110} \boxed{1000} = 368_{(10)}$
 3 6 8

10 - A
 11 - B
 12 - C
 13 - D


① BCD-Darimal

② 7 segment display


- 7446

Digit	Segments activated	Display
0	a, b, c, d, e, f	
1	b, c	
2	a, b, d, e, g	
⋮	⋮	⋮
8	a, b, c, d, e, f, g	
9	a, b, c, d, f, g	


7 Segment indicator



①



6-7




Logic design using decoders:

Realize ^{Implement} 3:8 decoder for given f^n_s

$$f_1(x_2, x_1, x_0) = \sum m(1, 2, 4, 5) \text{ --- logic 1}$$

$$f_2(x_2, x_1, x_0) = \sum m(1, 5, 7)$$



$$f_1 = \overline{x_2} \overline{x_1} (1, 2, 4, 5)$$

$$f_2 = \overline{x_2} \overline{x_1} (1, 5, 7)$$



$$SOP = m_1 + m_2 + m_4 + m_5 \quad \underline{\underline{OR}}$$



$$POS = M_1 \cdot M_2 \cdot M_4 \cdot M_5$$

$$= \overline{m_1} \cdot \overline{m_2} \cdot \overline{m_4} \cdot \overline{m_5}$$

$$= \overline{m_1} + \overline{m_2} + \overline{m_4} + \overline{m_5}$$

$$= \overline{m} = \overline{\sum m}$$

$$= \overline{x_2} \overline{x_1}$$

LOW - o/p :
(7445-IC)

SOP (Σm) = NAND

POS (ΠM) = AND

7445: LOW o/p $\rightarrow$

ACTIVE - HIGH o/p

SOP (Σm) = $\bigvee$ OR

POS (ΠM) = $\bigwedge$ NOR

Default

Encoders: 74157 active-low output

10 i/p's

4 o/p's

Decimal value	x_0	x_1	x_2	x_3	x_4	x_5	x_6	x_7	x_8	x_9	A	B	C	D
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0										1	1	1	0
2		0									1	1	0	1
3			0								1	1	0	0
4				0							1	0	1	1
5					0						1	0	1	0
6						0					1	0	0	1
7							0				1	0	0	0
8								0			0	1	1	1
9									0		0	1	1	0


3 of Low i/p - Low o/p

HIGH i/o's

x_9	A	B	C	D
0	1	1	1	0
1	1	1	0	1
2	1	1	0	0
3	1	0	1	1
4	1	0	1	0
5	1	0	0	1
6	1	0	0	0
7	0	1	1	1
8	0	1	1	0
9	0	1	0	0


74157

10 - i/p lines
4 - o/p lines
1 - VCC
1 - GND
16 - pins IC




2ⁿ:n Encoder

Four inputs:



two - 2 i/p's Ex-OR gate
one - 4 i/p's Ex-OR gate



(0, 2, 4, 8, ...) → Even no of 1's = Odd parity
 (1, 3, 5, 7, 9, ...) → Odd no of 1's = Even parity

generate & check the parity bit in binary if n — EX-OR gates are used.




Truth Table : When

Comment	A	B	C	D	y
Even	0	0	0	0	0
✓ Odd	0	0	0	1	1
✓ Odd	0	0	1	0	1
Even	0	0	1	1	0
✓ Odd	0	1	0	0	1
Even	0	1	0	1	0
Even	0	1	1	0	0
✓ Odd	0	1	1	1	1
✓ Odd	1	0	0	0	1
Even	1	0	0	1	0
Even	1	0	1	0	0
✓ Odd	1	0	1	1	1
Even	1	1	0	0	0
Odd	1	1	0	1	1
✓ Odd	1	1	1	0	1
Even	1	1	1	1	0

For ABCD entry to product an o/p 1 is 0001; it has odd no of 1s. The next ABCD entry to product an o/p 1 is 0010; again an odd no of 1s. An o/p-1 also occurs for these ABCD i/p 0100, 1000, 1011, 1101, and 1110, each having an odd no of 1s.

Parity Generators and checkers:


- A parity-bit is used for the purpose of detecting errors during transmissⁿ of binary informⁿ. It is an extra-bit included with a binary message to make the no. of 1s either odd or even.
- The message, including the parity bit is transmitted & then checked at the receiving end for errors. An error is detected if the checked parity does NOT correspond with the one transmitted.
- Parity generator: Circuit that generates the parity bit in the transmitter.
- Parity checker: Circuit that checks the parity bit in the receiver.



Comparator: Combinational ckt $\rightarrow$ magnitude $\} \text{ any 2 nos.}$
 related

<u>2-ops</u>		<u>3-ops</u>		
A	B	$A \geq B$	$A < B$	$A \oplus B$
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	1	0	0

$\bar{A}\bar{B}$ $\bar{A}B$ $\bar{A}\bar{B} + AB = A \oplus B$
 $= A \odot B$




	A		B		Less	Greater	Equal
	A ₁	A ₀	B ₁	B ₀	A < B	A > B	A = B
0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0
2	0	0	1	0	1	0	0
3	0	0	1	1	1	0	0
4	0	1	0	0	0	1	0
5	0	1	0	1	0	0	1
6	0	1	1	0	1	0	0
7	0	1	1	1	1	0	0
8	1	0	0	0	0	1	0
9	1	0	0	1	0	1	0
10	1	0	1	0	0	0	1
11	1	0	1	1	1	0	0
12	1	1	0	0	0	1	0
13	1	1	0	1	0	1	0
14	1	1	1	0	0	1	0
15	1	1	1	1	0	0	1

!!! why write k map
>, and =

Simplify

Less =

Simplify



A B
0
1

A	B
0	0
0	1
1	0
1	1

Each if can only 1-bit

2-bit

A ₁	A ₀	B ₁	B ₀
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

Programmable Logic Arrays / Programmable Array Logic (PLA) (PAL)



Programmable Logic Devices: $n \times p \times m$

(PLDs)

H/w programming: Combinational ckt / Sequential ckt

current i/p o/p's - Combin
current i/p - o/p's - Seq
+ previous

ICs which have got the collection of AND arrays and OR arrays




PLD : 3 types $\rightarrow$ AND arrays & OR arrays

1) PROM — Fixed	Programmable
2) PLA — Programmable	Programmable
3) PAL — Programmable	Fixed

$\rightarrow$ PROM : Programmable ROM

n inputs $\rightarrow$ n minterms
 $(n \times 2^n \times m)$ — SOP




eg. PROM: Realize a PROM for given 2 fns

$$f_1(x, y, z) = \sum m(0, 1, 2, 5, 7)$$

$$f_2(x, y, z) = \sum m(1, 2, 4, 6)$$

Ans: 3-vars: $\Rightarrow 2^3$ combinations $\Rightarrow 2^3$ product terms $= 2^3 = 8$ minterms. $\Rightarrow$ AND gates

AND array - fixed
OR array - programmable



PROM: $3 \times 2^3 \times 2 \Rightarrow 3 \times 8 \times 2$

PLA: Programmable Logic Array: $3 \times 4 \times 2$

Realize PLA for given 2 fns.

i) $f_1(x, y, z) = \sum m(0, 1, 3, 4)$

$f_2(x, y, z) = \sum m(1, 2, 3, 4, 5)$

Soln:

f_1

00	01	11	10
1	1	1	0
1	0	0	0


f_2

00	01	11	10
0	1	1	1
1	1	1	0

$f_1 = \bar{x}\bar{y} + \bar{x}z$

$f_2 = x\bar{y} + \bar{x}z + \bar{x}y$

7404 : 4 OR gates




3x8x2 — PROM

3x(4)x2 PLA

Ex(2): Realize PLA for the f₁ f₂

$$f_1(x, y, z) = \sum m(0, 1, 3, 5)$$

$$f_2(x, y, z) = \sum m(3, 5, 7)$$



$$f_1 = \bar{x}\bar{y} + \bar{x}z + \bar{y}z$$

5 product terms


$$f_2 = xz + yz$$

3x5x2


Totally 5 terms but 3x(4)x2 PLA is available
 $\therefore$ only 4 product terms



$$f_1 = \bar{x}\bar{y} + \bar{y}z + \bar{x}yz$$



$$f_2 = xz + \bar{x}yz$$



PAL: Programmable Array Logic : AND - programmable - X
 OR - fixed - —

① Realize PAL for the given fns
 $f_1(x, y, z) = \sum m(1, 2, 4, 5, 7)$
 $f_2(x, y, z) = \sum m(0, 1, 3, 5, 7)$

Soln.: f_1 f_2

$$f_1$$

0	0	0	1	0
1	1	1	1	0

$$f_2$$

0	1	1	1	0
1	0	1	1	0

$$f_1 = \underbrace{x\bar{y} + xz + \bar{y}z}_{f_3} + \bar{x}y\bar{z}$$


$$\therefore f_1 = f_3 + \bar{y}z + \bar{x}y\bar{z}$$

$$f_2 = z + \bar{x}\bar{y} + NC$$

$$f_2 = z + \bar{x}\bar{y} + NC$$

$$f_3 = x\bar{y} + xz + NC$$

Max. of 3 product terms are realizable in PAL
 (for each fn)



$$f_2 = z + \bar{x}\bar{y} + xz$$

$$f_3 = x\bar{y} + xz + NC$$

NOTE: For each f_i ,
 there must be
 max of 3 product
 terms.

$$3 \times 8 \times 2$$

External connections

PLA: ^{3x4x2} realize PLA for the given $f^s: \langle 1 \rangle$ $f_1(x, y, z) = \sum m(1, 2, 3, 7)$
 $f_2(x, y, z) = \sum m(0, 1, 2, 6)$

f_1 :

	$xy\bar{z}$	00	01	11	10
0		0	1	1	1
1		0	0	1	0

$$f_1 = \bar{x}z + \bar{x}y + yz$$

	$xy\bar{z}$	00	01	11	10
0		1	1	0	1
1		0	0	0	1

$$f_2 = \bar{x}\bar{y} + y\bar{z}$$

No common term(s) in b/w f^s , take complement (grouping 0's)

$\bar{f}_1$ both the f^s

	$xy\bar{z}$	00	01	11	10
0		0	1	1	1
1		0	0	1	0

$$\bar{f}_1 = \bar{y}\bar{z} + x\bar{z} + x\bar{y}$$

$\bar{f}_2$

	$xy\bar{z}$	00	01	11	10
0		1	1	0	1
1		0	0	0	1

$$\bar{f}_2 = x\bar{y} + yz$$

compare f_1 with $\bar{f}_2$ (a) $\bar{f}_2$
 f_2 with $\bar{f}_1$ (a) $\bar{f}_1$

$\therefore f_1$ with $\bar{f}_2$
 $\therefore \bar{f}_1$ with $\bar{f}_2$

$$f_1 = \bar{x}z + \bar{x}y + yz$$

$$f_2 = \bar{x}y + y\bar{z}$$


$$\bar{f}_1 = \bar{y}\bar{z} + x\bar{z} + x\bar{y}$$

$$\bar{f}_2 = x\bar{y} + yz$$

∴ case 1: $f_1(x, y, z) = \bar{x}z + \bar{x}y + yz$
 $f_2(x, y, z) = x\bar{y} + yz$ } 4 terms

∴ case 2: $\bar{f}_1(x, y, z) = \bar{y}\bar{z} + x\bar{z} + x\bar{y}$
 $\bar{f}_2(x, y, z) = x\bar{y} + yz$ } 4 terms

PLA diagram not: case (i)



Compared f_1 with f_2 , f_1 , f_2 to get common terms
 f_2 with $f_1, \bar{f}_1, f_2$
 $f_1 = \bar{x}z + \bar{x}y + yz$
 $f_2 = \bar{x}y + yz$
 $\bar{f}_1 = y\bar{z} + x\bar{z} + x\bar{y}$
 $\bar{f}_2 = x\bar{y} + yz$
 Implement
 Ex-OR
 1. f_1 with $\bar{f}_2$
 2. $\bar{f}_1$ with f_2


① ⊕ 0 =

0	0	0
0	1	1
1	0	1
1	1	0


Case 2: $f_1(x, y, z) = \bar{y}\bar{z} + x\bar{z} + \textcircled{xy}$
 $f_2(x, y, z) = \textcircled{x\bar{y}} + yz$ } 4 terms

PLA diagram not: Case (ii)

Note: When NO common product term(s) is/are found, then take complement of both the f's (given).
 $f_1 \rightarrow \bar{f}_1$
 $f_2 \rightarrow \bar{f}_2$



PLA procedure:
 Implement using EX-OR gate



Common way of specifying the connections in PLA

PLA table: case (i)

Product term	Inputs			Outputs	
	x	y	z	f ₁	f ₂
$\bar{x}z$	0	-	1	1	-
$\bar{x}y$	0	1	-	1	-
yz	-	1	1	1	1
$x\bar{y}$	1	0	-	-	1

T/C
↓
True
1
x
→ complement
0
x

Inputs:
 0 → complemented form
 1 → Uncomplemented form/true vari
 - → No connection exists

case (ii)



Product term	Inputs			Outputs	
	x	y	z	f ₁	f ₂
$\bar{y}\bar{z}$	-	0	0	1	-
$x\bar{z}$	1	-	0	1	-
$x\bar{y}$	1	0	-	1	1
yz	-	1	1	-	1

Outputs: 1 → connection exists b/w
 AND gate & OR gate
 - → No connection exists

Unit-3: Flip-flops → Sequential ckt

There are many applns in which the digital O/p's are reqd to be generated in accordance with the seq of i/p signals are received.

This reqt can NOT be satisfied using combinational ckt




Seq. ckt: Time sequence of external i/p's, internal states (present & next state) & o/p's

Eg: Counters & Registers

Memory Element used in the sequential ckt is a FLIP-FLOP which is capable of storing 1-bit binary information

The basic bistable element: NOT (Inverter)

①



2 i/p's 'x' and 'y'
2 o/p's 'Q' and 'Q-bar'
2 cross-coupled NOT gates
(feedback)

When $x=0$: $Q = \bar{Q} = 1$

$\therefore y = \bar{x} = 1 \Rightarrow \bar{Q} = \bar{y} = 0$
 $Q = \bar{x} = y = 1$ & $\bar{Q} = \bar{y} = x = 0$

$\therefore Q = 1$ and $\bar{Q} = 0$

first stable
condⁿs.

When $x=1$:

$Q = \bar{x} = 0$

$\therefore y = \bar{x} = 0 \Rightarrow \bar{Q} = \bar{y} = 1$

$Q = \bar{x} = 0$ & $\bar{Q} = \bar{y} = x = 1$

$Q = 0$
 $\bar{Q} = 1$

Second
stable
state

Positive logic:

o/p $Q = 1 \rightarrow$ state 1

$\Downarrow$
1-state
(SET)

o/p $Q = 0 \rightarrow$ state 0

$\Downarrow$
0-state
(RESET)

When $Q = 0$, then $\bar{Q} = 1$
and $Q = 1$, $\bar{Q} = 0$
 $\therefore Q$ & $\bar{Q}$ are complementary

Binary symbol stored in the basic bistable element — content / state of the element

$Q \Rightarrow$ normal o/p

$\bar{Q} \Rightarrow$ Complementary o/p.

Equilibrium condition: 2 o/p signals are about half-way b/w logic-0 and logic-1
o/p is NOT valid — metastable state.
Amnt of time a device stays in a metastable state is unpredictable due to clock NOISE. $\therefore$ must be avoided.

Latches: storage devices (o/p immediately responds to changes in the i/p lines)



1) The Set & Reset Latch (SR-latch)

2 cross-coupled NOR gates

2 i/p's (1) S $\rightarrow$ set
R $\rightarrow$ reset

2 o/p's: Q
 $\bar{Q}$

SR latch → 1-bit memory cell using 2 NOR gates



0	0	1
0	1	0
1	0	0
1	1	0

if any 1/0 to NOR is logic-1, 0/0



bubble (or) inversion of op

S	R	Q	$\bar{Q}$
0	0	1	-
0	1	1	-
1	0	1	-
1	1	1	-

(i) Case 1: When $S=0$ and $\bar{R}=0$

Initially assume $Q=1$ and $\bar{Q}=0$

With $\bar{Q}=0$, both i/p to NOR-1 are @ logic-0.
So the o/p $Q=1$.

With $Q=1$, one i/p to NOR-2 is @ logic-1, hence its o/p $\bar{Q}=0$.

This shows that when $S=R=0$ (low), the o/p state does NOT change.

$Q=0$ and $\bar{Q}=1$


⇒ $Q=0$ and $\bar{Q}=1$ NOR-1: 0 and 0

NOR-1 ⇒ 0
NOR-2 ⇒ 1

⇒ $Q=1$ and $\bar{Q}=0$

Case 2 : $S=0$ and $R=1$

i.e., $Q=0$ and $\bar{Q}=1$
 $\downarrow$
 RESET state




No change in Q

	S	R	Q	$\bar{Q}$
1)	0	0	0	1
2)	0	1	0	1
3)	1	0	1	0
4)	1	1	1	0

Reset = 0
 Set = 1


Case 3 : $S=1$ and $R=0$



No. of		
0	0	1
0	1	0
1	0	0
1	1	0

i.e., $Q=1$ and $\bar{Q}=0$
 $\downarrow$
 SET state

Case 4: $S=1$ and $R=1$



Indeterminate

$$Q = \bar{Q} = 0$$



$$\Rightarrow \bar{Q} = 1$$

prohibited state

NOR

0	0	1
0	1	0
1	0	0
1	1	0

SR


0	0	No change in o/p
0	1	Reset
1	0	Set
1	1	Indeterminate

Truth table:

S	R	Q	$\bar{Q}$
0	0	no change	
0	1	RESET	
1	0	SET	
1	1	*	*


present state
next state
Q Q'

Clock : A clock signal is a particular type of signal that oscillates b/w HIGH state and LOW state and it is utilized to co-ordinate the actions of the circuits. It is produced by the clock generator.




Digital signal : square wave

Analogy signal : sine-wave.



clock is set : clocked
+ve edge triggered




Flip flop: $\begin{matrix} 0 \\ 1 \end{matrix} \rightarrow 1\text{-bit of info } 0/1$

Registers: collection of flip flop

4-bit regist = 4 flip flops = NIBBLE

8-bit reg = 8 ff = 1-byte
 1 word = 2 bytes



Shift registers:




Left shift

$a = a \ll 1$ (applying clock pulse)

$= a \ll 1$

$a = a \ll 2$

$a = a \gg 2 \rightarrow$ bit-wise ops



BCD




0101 0010 (2)




$2^{n-1} \dots 2^1 2^0$



Symbolic representⁿ of diff types of data movement in shift reg



SISSO shift reg.
The FFs used to construct registers are usually edge triggered JK, SR (or) D types.



OR
use D-FF (but not recommended)

Shift (left) mode: fig shown below is serial-in serial out shift-left reg. (SISSO)




fig: Shift-left reg


← D-MP flip

SISSO - Serial-in Serial-out


Shift



Eg: Illustration of entry of 4-bit binary no 1111 into the reg, beginning with the left-most bit. Initially, reg is CLEARED. So $Q_3Q_2Q_1Q_0 = 1111$



collect 4-bits $\Rightarrow$ the output of all D-FF = 0
 $Q_3Q_2Q_1Q_0 = 0000$




Waveform is a timing diagram




0	0	0	0
0	0	0	1
0	0	1	1
0	1	1	1
1	1	1	1

Dis
g



1 0 1 0 1 1 0 1

Ring Counter



clock	Flip-Flops				
	T	Q	R	S	T
0	→ 0	0	0	0	0
1		1	0	0	0
2		1	1	0	0
3		1	1	1	0
4		1	1	1	1
5		0	1	1	1
6		0	0	1	1
7		0	0	0	1
8		0	0	0	0
9	→ 1	0	0	0	0



fig(b) State Table of Johnson counter

4 FF



8 clock pulses

N FF → 2N clock pulses

repeated now on
↓ Ring Counter



	MSB	Q	R	S	T
0	0	0	0	0	0
1	1	0	0	0	0
2	1	1	0	0	0
3	1	1	1	0	0
4	1	1	1	1	0
5	1	1	1	1	1
6	1	1	1	1	1
7	1	1	1	1	1
8	1	1	1	1	1
9	1	1	1	1	1




complement






Twisted Johnson

8-bit



(Two 8-bit no 8 to be added)



Counter & & :
 ↓



Register which is capable of counting the no of clock pulses arriving @ its i/p.

Count: the no of clock pulses arrived
 On arrival of each clock pulse, the counter is incremented by 1
 (or) decremented by 1.


Flip-flop $\rightarrow$ 1-bit $\leftarrow \begin{matrix} 0 \\ 1 \end{matrix}$

Registers - [Collection of FFs]

Counter - which is used for generating counting seq




(1) PT (positive edge triggered n-bit counter)



(2) NT (negative edge triggered n-bit counter)

Logical Symbol of counter (binary counter)

External clock is applied to the clock i/p of the counter.






2 types: Synchronous

Each FF in the counter is triggered @ the SAME time.

Asynchronous

o/p of each FF is connected to the clock i/p of the next higher FF.

n-Flip FFs $\Rightarrow 2^n$ distinct stp skh
3-FF $\Rightarrow 2^3 = 8$ distinct stp skh.



NOT @ same time.

Asynchronous Counter

- 1) O/p of 1st FF drives the clock for the next FF
- 2) All the FFs are NOT clocked simultaneously
- 3) Logic ckt is very simple even for more no of states
- 4) Speed: low speed (propagation delay)
- 5) COST: is less.

Synchronous Counter

- 1) There is NO connection b/w o/p of 1st FF & the clock i/p of the next FF
- 2) All the FFs are clocked simultaneously.
- 3) Design involves complex logic ckt as no. of states increases.
- 4) Speed: high speed.
- 5) cost is :- more


Modulus of a counter: Total no of states a counter can indicate.

Eg: mod-6 counter $\Rightarrow$ goes through 0, 1, 2, 3, 4, 5

mod-3 " $\Rightarrow$ - - - 0, 1, 2


n counter $\Rightarrow$ - - - 0, 1, 2, ..., (n-1)

mod-10 counter: $0 \rightarrow 1 \rightarrow 2 \rightarrow \dots \rightarrow 9$



Appln of
Shift reg

Binary Asynchronous Counter / Ripple Counter: (3-bit A.C)



(SIPO) If JK flip are tied together, then it is T-flip flop.

+VCC = +5V $\Rightarrow$ logic 1
GND = 0V $\Rightarrow$ logic 0




Triggered
0-1 $\Rightarrow$ PT
1-0 $\Rightarrow$ NT

Truth Table for T-Flip Flop:

T	K	Q _{n+1}
0	0	Q _n
1	1	$\bar{Q}_n$

$\bar{Q}_n = \text{toggling of prev state}$

clock pulse	Trans			Q _c	Q _b	Q _a
	$\bar{Q}_c$	$\bar{Q}_b$	$\bar{Q}_a$			
$\Rightarrow$ Initially	1	1	1	0	0	0
1 st clock	1	1	0	0	0	1
2 nd	1	0	1	0	1	0
3 rd	1	0	0	0	1	1
4 th	0	1	1	1	0	0
5 th	0	1	0	1	0	1
6 th	0	0	1	1	1	0
7 th	0	0	0	1	1	1
8 th	1	1	1	0	0	0



0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1

0
1
2
3
4
:
:
7

Upcounter

PT - $\overline{Q_A}$ - UC

- Q_A - DC


Sequence NT - $\overline{Q_A}$ - DC

- Q_A - UC

1 1 1
1 1 0
1 0 1
1 0 0
0 1 1
0 1 0
0 0 1
0 0 0


7
6
5
4
3
2
1
0

Down
Counter




Q_C Q_B Q_A
↑ ↑ ↑

Timing diagram/wave form - 3 bit Ripple Counter



Implement 2-bit Ripple counter for generating
Upcounter sequence (0, 1, 2, 3, 0) & draw timing
diagram.




3-bit $\Rightarrow 2^3 \Rightarrow 8 \dots 0 \dots 7$

2-bit $\Rightarrow 2^2 = 4 \quad (0, 1, 2, 3, 0)$


Asynchronous counter:

Decoding gates: used to indicate the counter has reached to a particular state.


O/p's of the counter are connected to the AND-gate as i/p's and the o/p of the AND gate goes high for particular state.



O/p of decoding gate goes high when the counter o/p are C=1, B=0, A=0.



1/1ly, connect corresponding o/p of Decoding gate i/p to indicate the desired state:









	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	1	1	0

Decoding-gate connections


Connections for all possible state detection for

3-bit Counter: (3-FF - JK ff)




Synchronous Binary Counters: Each FF in the counter is triggered @ the same time.

$V_{CC} = \text{high}$



5V 2V 1V



CP	$\check{Q}_A$	$\check{Q}_B$	$\check{Q}_C$
Initially	0	0	0
1st ↓	0	0	1
2nd ↓	0	1	0
3rd ↓	0	1	1
4th ↓	1	0	0
5th ↓	1	0	1
6th ↓	1	1	0
7th ↓	1	1	1

Design a Synchronous Counter:

1) Determine the no of FF needed.
If $n \rightarrow$ no of FF then

$$2^n \geq \underline{\text{no}} \text{ of states in the counter}$$

$$\begin{array}{l} n \rightarrow \underline{\text{no}} \text{ of FF} \\ N \rightarrow \underline{\text{no}} \text{ of states} \end{array}$$


2) Choose the type of FF to be used

3) Using excitation table for selected FF,
determine the excitation-table for Counter

4) Use K-map (or) any other simplification method to derive FF i/p f's

5) Draw a logic diagram.

Eg: Design a synchronous mod-6 counter using clocked-JK FF.



Step 1: Find the no of ffs . . .
 $2^n \geq N$ $n \rightarrow$ no of bits (ffs)
 $N \rightarrow$ no of states .

Here $N=6$
 $n=3$
 $2^n \geq 6$
 $4 \geq 6$
 $8 \geq 6$
 $n=2$
 $n=3$ $\rightarrow$ 3-bits-3-ffs are reqd

Mod-6


Step -2 : Write -excitable of JK-ff.

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

through JK-stable trans begins

Step-3: Determine the transition Table .

3-JK-ff are reqd



Present state	Next state	JA	KA	JB	KB	JC	KC
QA QB QC	QA+ QB+ QC+	1	1	1	1	1	1

Design of a Synchronous Counter:

Design a syn mod-6 counter using JK ff.


Sol: ① No of ff.

$$\begin{array}{r} 2 \overline{) 6} \\ \underline{2} \\ 2 \\ \underline{2} \\ 0 \end{array}$$

$$6_{(10)} = 110_{(2)}$$

(or)

3-bits $\Rightarrow$ 3-ff.



$n \rightarrow$ no of ff

$N \rightarrow$ no of states = 6

$$\therefore \boxed{n=3}$$

$$2^n \geq N$$

$$2^2 \geq 6$$

$$4 < 6$$

$$2^3 \geq 6$$

$$8 > 6$$

② Type of FF: JK

③ Excn table of choose FF

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

④ Excn table for a counter.

④ Excitation table for mod-6 counter / Transition table of mod-6 counter.

Present state			Next state			Flip-flop inputs					
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	0	1	0	1	0	1	1	0
1	0	1	0	1	0	0	1	1	0	0	1
2	0	1	0	1	1	0	0	1	0	1	0
3	0	1	1	0	0	1	0	0	1	0	1
4	1	0	1	0	1	0	1	0	0	1	0
5	1	0	1	0	0	0	1	0	0	0	1
6	1	1	0	X	X	X	X	X	X	X	X
7	1	1	1	X	X	X	X	X	X	X	X

J_A

$Q_A \backslash Q_B Q_C$	00	01	11	10
0	0	0	1	0
1	1	1	1	1

$\therefore J_A = Q_B \cdot Q_C$

J_B

$Q_A \backslash Q_B Q_C$	00	01	11	10
0	0	1	1	0
1	0	0	1	1

$\therefore J_B = \bar{Q}_A \cdot Q_C$

J_C

$Q_A \backslash Q_B Q_C$	00	01	11	10
0	1	1	1	1
1	1	1	1	1

$\therefore J_C = 1$

K_A

$Q_A \backslash Q_B Q_C$	00	01	11	10
0	1	1	1	1
1	0	1	1	1

$\therefore K_A = Q_C$

K_B

$Q_A \backslash Q_B Q_C$	00	01	11	10
0	1	1	1	0
1	1	1	1	1

$\therefore K_B = Q_C$

K_C



$Q_A \backslash Q_B Q_C$	00	01	11	10
0	1	1	1	1
1	1	1	1	1

$\therefore K_C = 1$

⑤ Use K-map simplification method - FF for
(for each FF i/px - write K-map)
(3-i/px $\Rightarrow Q_A, Q_B, Q_C$)


$$\begin{aligned} J_A &= Q_B \cdot Q_C \quad \checkmark \quad K_A = Q_C \quad \checkmark \\ J_B &= \bar{Q}_A \cdot Q_C \quad \checkmark \quad K_B = Q_C \quad \checkmark \\ J_C &= 1 \quad \checkmark \quad K_C = 1 \quad \checkmark \end{aligned}$$

(i) Draw the logic diagram
(Implementⁿ of Counts)
Synth



Implementⁿ of mod-6 Synch Counter

NOTE: To avoid crowding of lines it is better to have a better clarity the ckt diagram can also be represented by using Signal-namer.



Simplified represents above final diagram

Design a Syner mod 6 Counter using

- 1) SR
- 2) JK
- 3) D
- 4) T

Next state


S	R	Q ⁺
0	0	Q
0	1	0
1	0	1
1	1	X

D	Q ⁺
0	0
1	1


D-flip flop

J	K	Q ⁺
0	0	Q
0	1	0
1	0	1
1	1	$\bar{Q}$

T	Q ⁺
0	Q
1	$\bar{Q}$




$$\begin{aligned}
 D_A &= Q_A \bar{Q}_C + Q_B Q_C \\
 D_B &= \bar{Q}_A \cdot \bar{Q}_B Q_C + Q_B \cdot \bar{Q}_C \\
 D_C &= \bar{Q}_C
 \end{aligned}
 \left. \vphantom{\begin{aligned} D_A \\ D_B \\ D_C \end{aligned}} \right\} \text{step 4: Implement the counter}$$



Assignment: 1) Design a Mod-5 sync counter using T ff

Dec	Bin	Hex
0	000	0
1	001	1
2	010	2
3	011	3
4	100	4
5	101	5
6	110	6
7	111	7




$$= 5 = 2^1 + 2^0$$


$$\underline{n=3} \rightarrow \text{ff}$$

$$2^3 = \text{if } 2^3 \text{ is } 2 \left| \begin{array}{r} 5 \\ 2 \end{array} \right. \begin{array}{r} 2 \\ 1 \end{array}$$

$$5_{(10)} = 101_{(2)}$$



2) Design a mod-9 sync counter using SR ff



$$N = 9_{(10)} = 1001_{(2)}$$

$$\underline{n=4} \Rightarrow 4 \text{ ffs.}$$

$$2^4 = 16$$

$$2 \left| \begin{array}{r} 9 \\ 2 \end{array} \right. \begin{array}{r} 4 \\ 1 \end{array}$$

$$2 \left| \begin{array}{r} 4 \\ 2 \end{array} \right. \begin{array}{r} 2 \\ 0 \end{array}$$

$$2 \left| \begin{array}{r} 2 \\ 1 \end{array} \right. \begin{array}{r} 1 \\ 0 \end{array}$$

$$X \times 4$$

S R - ff Ex'm table


Q	Q'	S	R	state
0	0	0	X	Trans
0	1	1	0	
1	0	0	1	
1	1	X	0	

Design a syn decade counter using D-ff

$$\begin{array}{r} 2 \overline{) 10} \\ 2 \overline{) 5} - 0 \\ 2 \overline{) 2} - 1 \\ 1 - 0 \end{array}$$

$$10_{(10)} = 1010_{(2)} \Rightarrow 2^4 = 16 \Rightarrow \text{i/p combinations}$$

→ 10 : 0 → 9 → 0
mod-10 count




Present state				Next state				D-ff i/p			
Q _A	Q _B	Q _C	Q _D	Q _A ⁺	Q _B ⁺	Q _C ⁺	Q _D ⁺	D _A	D _B	D _C	D _D
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1

⇒ D-ff Excn table

⇒ K-map : D_A = 1 D_B = 1 D_C = 1 D_D

⇒ logic design



Design a counter with the sequence 0, 1, 3, 7, 6, 4, 0


Soln. ① 6 states are there $\Rightarrow N = 6$

JK $G(0) = \frac{110}{3\text{-bits}}$

② $n = 3$ bits - 3 flip-flops
 $= 2^3 = 8$ states

$2^n \geq 6$
 $2^2 \geq 6 \Rightarrow 4 < 6$
 $2^3 \geq 6 \Rightarrow 8 \geq 6$

$\frac{26}{23-0}$
 $1-1$



④

	Present state			Next state			JK flip-flops			
	Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	J_A	K_A	J_B	K_B
0	0	0	0	0	0	1	0	x	0	x
1	0	0	1	0	1	1	0	x	1	x
2	0	1	0	x	x	x	x	x	x	x
3	0	1	1	1	1	1	1	x	x	0
4	1	0	0	0	0	0	x	1	0	x
5	1	0	1	x	x	x	x	x	x	x
6	1	1	0	1	0	0	x	0	x	1
7	1	1	1	1	1	0	x	0	x	0


⑤ k-map simplification

$J_A = Q_B$
 $J_B = Q_C$
 $J_C = \overline{Q_A}$
 $K_A = \overline{Q_B}$
 $K_B = \overline{Q_C}$
 $K_C = \overline{Q_A}$

Q	Q^+	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

⑥ Implement/Realize/circuit diagram.

☐ ☐ ☐



Assign: Design a counter (Synchronous) for the sequence

~~7, 3, 5, 1, 6, 0~~

for the sequence

2/6
2/3 →
1-1

JK

Soln.

K-map.

$$J_A = 1$$


$$K_A = 1$$

$$J_B = 1 \Rightarrow \bar{Q}_A$$

$$K_B = 1 \Rightarrow \bar{Q}_A + \bar{Q}_C$$

$$J_C = 1 \Rightarrow \bar{Q}_B$$


$$K_C = 1 \Rightarrow \bar{Q}_A \cdot \bar{Q}_B$$




$$N = 6$$

$$n = 3 \Rightarrow 110 \Rightarrow 2^3 = 8 \text{ combinations}$$

	Present state			Next state			J-K - ff - i/p s.					
	Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	1	1	1						
1	0	0	1	1	1	0						
2	0	1	0	x	x	x	x	x	x	x	x	x
3	0	1	1	1	0	1						
4	1	0	0	x	x	x	x	x	x	x	x	x
5	1	0	1	0	0	1						
6	1	1	0	0	0	0						
7	1	1	1	0	1	1						






NT

4-bit

Clear = Reset

↓

$2^4 \Rightarrow \text{i/p combination} = 16$




$N=16$

$n=4$


Decoding gate: $D \Rightarrow$ desired state

LOAD = load with the next state


from 0000 up to the maximum desired count and then clear back to 0000. This is the technique that can be used to construct a counter that has any desired modulus.



(a) Mod-16 counter state diagram



(b) Gate to decode count 9 (1001)




(c) Modified state diagram for Mod-10 counter

Fig. 10.26




$$1001 = 9_{(10)}$$



En



Gate to decode count 14



$$1110 = 14_{(10)}$$



Structural model : AND, OR, NOT, NAND....
 data-flow model : operator ($\&$), ($\mid$), (ω)
 behavioural model : always (@ pos)

Unit-5 : Moore Model & Mealy model .

In Synch & clocked sequential circuits, clocked - FF are used as mem. element, which change their individual states in synchronism with the periodic clock signal.

∴ The change in states of FF & change in the state of the entire ckt occurs @ the transⁿ of the clock signal.

The states of the op of the FF in the Seq ckt gives the state of the seq ckt

Present state : Status of all state vari, @ some time (t) , before the next clock edge


Next state : the status of all state vari, at some time $(t+1)$

Signify (a) clocked Seq ckt represents 2 models.


(1) Moore model: The o/p depends only on the present state of the FF.

(2) Mealy model: The o/p depends on BOTH the present state of the FF & the on the I/p.


Moore model:




(a) Moore model




(2) Mealy model :




(b) Mealy model






Example of Moore - model




State diagram for Moore model & Mealy model



(a) Moore Model

i/p variables : 0 & 1
o/p vars : 0 & 1



(b) Mealy model

I/p variables : 0 & 1
o/p vars : 0 & 1

Notation of state m/c :

a, b, c, d = state

→ ⇒ on i/p 0 & 1

Moore model :

Node ⇒ x/y
 ↓
 state
 ↘
 o/p



Mealy model :

Node ⇒ state
arrow ⇒ x/y
 ↓
 i/p o/p


State Table: Mealy model & Mealy

Present state	Next state		Out put = y	
	$x=0$	$x=1$	$x=0$	$x=1$
a ✓	a ✓	c	0	0
b	b	a	0	0
c	d	c	0	1
d	b	d	0	0

$x = i/p$ valid



Node:



(a) Moore Model

(b) Mealy model

State table: Moore

Present state	Next state		out put
	$x=0$	$x=1$	y
a	a	c	0
b	b	a	0
c	d	c	1
d	b	d	0

a, b, c, d $\Rightarrow$ STATES

TRANSITION TABLE:


Present state	Next state		Out put	
	$x=0$	$x=1$	$x=0$	$x=1$
A B	A B	A B		
a ✓	0 0	1 0	0	0
b	0 1	0 0	0	0
c	1 1	1 0	0	1
d	0 1	1 1	0	0

state i/p variable



$2^2 = 4$ STATES / if dps
 How many states = 4
 state & state variables
 4 possible combinations
 a, b, c, d


Write a state table & state transition table for the given state transition diagram:



Moore model = (4)

0, 1

Problem Statement





Mealy model = (3)


Unit - 5: contd...

05/01/2021

Model selection: Moore & Mealy model.




Problem: Design a sequential - detector that receives binary - data - stream @ its i/p, x and signals when a combination '011' arrives @ the i/p by making its o/p Y high, which otherwise remains low.
 Consider, data is coming from the left.




Soln: i.e., the first bit identified is 1, second 1, third '0' from the i/p sequence : Use Moose model (or) Mealy model.

Moose model:




Node: $s/y \rightarrow o/p$
 ↙ state
 Arrow line: i/p

Mealy model
 Node: state
 Arrow line: i/o




Problem: Design a sequential-circuit that receives binary-data-stream @ its i/p, x and signals when a combination '011' arrives @ the i/p, its old Y high, which otherwise remains low.

State transition diagram using moore model:



Moore model = more no of states $\geq$



$y=0$ 01

states =
n-bit + 1
3-bit + 1 = 4 states

3-bits

011
d c b
1 = y = 011

0 = y ✓

y = 0

y = 0

y = 1

0110


1 y = 01

011

Mealy model

State Synthesis table for Moore Model:

Present state		Pre cent Z/p	Next state		Output	Flip-flop Z/p's			
A	B		A+	B+		J _A	K _A	J _B	K _B
a	0	0 ✓	0	0	0				
a	0	1 ✓	0	1	0				
b	0	0 ✓	0	0	0				
b	1	1 ✓	1	0	0				
c	1	0 ✓	1	1	0				
c	0	1	1	0	0				
d	1	0	0	0	1				
d	1	1	0	1	1				



State Synthesis table for Moore Model:

Present state	Present I/p	Next state	Output	J_A	K_A	J_B	K_B
a	0	0	0	0	X	0	X
b	0	1	0	0	X	1	X
c	1	0	0	X	0	1	X
d	1	1	1	X	1	X	0

X	A	B	$\bar{J}_A$	K_A	$\bar{J}_B$	K_B
0	0	0	0	1	1	1
1	0	0	0	1	1	1
0	0	1	0	1	0	1
1	0	1	0	1	0	1
0	1	0	1	0	1	0
1	1	0	1	0	1	0
0	1	1	1	0	0	0
1	1	1	1	0	0	0

Excitation table J_A

AB	00	01	11	10
X	0	0	X	X
0	0	0	X	X
1	0	X	X	X

AB	00	01	11	10
K_A	X	X	1	0
0	X	X	1	0
1	X	X	1	0

AB	00	01	11	10
J_B	0	X	X	1
0	0	X	X	1
1	X	X	X	0

AB	00	01	11	10
K_B	X	1	1	X
0	X	1	1	X
1	X	1	1	X

Design "equations" & draw circuit diagram

$$J_A = X \cdot B$$

$$K_A = B$$

$$J_B = X \bar{A} + \bar{X} A = X \oplus A = J_A$$


$$K_B = \bar{X} + \bar{A}$$

$$Y = A \cdot B$$

$J_A = X \cdot B$ $K_A = B$ $\begin{array}{|c|c|} \hline 0 & 1 \\ \hline \end{array}$ $\begin{array}{|c|} \hline 1 \\ \hline \end{array}$

$J_A = X\bar{A} + \bar{X}A = (X \oplus A) \cdot B$ $\therefore Y = A \cdot B$


$K_B = X + \bar{A}$



Grant diagram for Moore Model for the given problem
011 ← left.

Same problem: Sequence det. circuit

$$2^3 = 8$$



	A	B
a	0	0
b	0	1
c	1	0
d	1	1

State transition diagram
Sequence detector (Mealy)






Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

011 ← left. using Mealy model.
3-bits = 3-state in Mealy

State-synthesis-table: Mea

	Present state A B	Present IP X	Next state A ⁺ B ⁺	Next OP Y	J _A	K _A	J _B	X _B
a	0 0	0	0 0	0	0	X	0	X
	0 1	1	0 1	0	0	X	1	Y
b	0 0	0	0 0	0	0	X	X	1
	0 1	1	1 0	0	1	X	X	1
c	1 0	0	0 0	1	X	1	0	X
	1 1	1	1 0	0	X	0	0	X


IPs for k-map: X, A, B. ∴ J_A K_A
Y = J_B K_B



$J_A = XB$
 $K_A = \bar{B}$
 $J_B = X$
 $K_B = 1$



$Y = A\bar{B}$

Input	Present state	Next state	J_A	K_A	J_B	K_B	Output
X	A	B					Y
0	0	0	0	1	0	1	0
1	0	1	0	1	1	1	0
0	1	0	1	0	0	1	1
1	1	1	1	0	1	1	0




Mealy model

Design of Seq. Seq.ckt → Moore model
 Mealy "




Implementation using Read Only Memory (ROM): o/p of ROM is available immediately



State synthesis table for Morse

Present state	Present I/p	Next state
00	0	00
00	1	01
01	0	01
01	1	10
10	0	10
10	1	11
11	0	11
11	1	00

ROM-based implementation of Seq. Decod. -
 011 $\leftarrow$ 110



State transition table for a sequential circuit.

State - 2

Present state	Next state	Present state	Next state
A	B	A ⁺	B ⁺
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0


Handwritten notes: The output X is circled in green. The output X is also connected to the B_n input of the decoder. The output X is also connected to the A_n input of the decoder. The output X is also connected to the B_n input of the ROM. The output X is also connected to the A_n input of the ROM.

Mealy Model: $Y = \bar{X} \cdot B_n$

$$\text{Present if} + \text{Present state} = \text{Present of} = Y = \bar{X} \cdot B_n$$

ASM: Algorithmic State M/C

STD using Moore:




1 1 0

For this
STDs, let's
write ASM


Assignment: Construct STD Diagrams using
Moore & Mealy to detect 101 and 010

0 1 1 ← Binary seq




STD using Mealy

Algorithmic state m/c:




a/0
Cond'




ASM for Mealy:

011



a - start
 $X - i/p \rightarrow$
 $Y - o/p$




x/op

ASM using Mealy

STATE Reduction Technique : (nearly)

STD:



Row-Elimination Table

Present state	Next state		Present o/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	e	f	0	0
d	b	a	0	1
e	c	d	0	0
f	b	a	0	1


6-state

Original table.

Present state	Next state		Present o/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	b	d	0	1
d	b	a	0	1


$b=c$

P.S	N.S.		P. o/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	b	d	0	0
d	b	a	0	1



Moose ^{Solⁿ} S 1;

State Reduction
Turbo



P.S	N. x=0	S y=1	P. o/p
a	a	b	0 ✓
√b	c	d	0
c	d	e	1
√d	c	b	0
e	b	c	1

∴ b = d

original table

P.S	N. x=0	S y=1	P. o/p
a	a	b	0 ✓
√b	c	√b	0
√c	√b	√c	1

S 2; Apply - Reductio - check for redundant rows.


Since b = d, retains b, eliminate d

S 3 - Q = a



Analysis of Asynchronous Seq ckt :

AND gate :



$\overline{1} \quad \underline{\underline{0}}$

$\underline{\underline{X = x}}$ stable state
 $\underline{\underline{X \neq x}}$ unstable.

NAND gate :



A	0	1
x	1 0	0 1

AND gate with prop delay
- oscillation

A	0	1
x	0 1	1 0

horizontally / vertically.
 Un - stable