

Quine McCluskey method ← Minterms

1 1 0 1

k-map: 2 vars, 3 vars, 4 vars, 5 vars

Simplify the following Boolean function by using Quine McCluskey method
 $f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 8, 10, 12, 13) = \text{SOP}$

Soln. ① List all the minterms in the binary form

Minterms	Binary representation
m_0	0 0 0 0
m_2	0 0 1 0
m_3	0 0 1 1
m_6	0 1 1 0

m_7	0 1 1 1
m_8	1 0 0 0
m_{10}	1 0 1 0
m_{12}	1 1 0 0
m_{13}	1 1 0 1

2) Arrange the minterms according to no of 1's

Minterms	Binary Representation
m_0	0 0 0 0 → zero 1's
m_2	0 0 1 0 → One 1's
m_3	0 0 1 1
m_6	0 1 1 0
m_{10}	1 0 1 0
m_{12}	1 1 0 0
m_7	0 1 1 1
m_{13}	1 1 0 1

Annotations: 1st, 2nd, 3rd, 4th (rows); 8, 4, 2, 1 (weights); zero 1's, One 1's, two 1's, three ones (groupings).

3) Compare each binary no with every term in the next adjacent category and if they differ only by 1 position. Put a check mark & copy the term in the next column with (-) (hyphen) in the position that they differed.

Minterm	Binary Representation
$(0, 2)$	0 0 1 0
$(0, 3)$	- 0 0 0

③

minterms	Binary Represent ⁿ
	A B C D
(0, 2) ✓	0 0 1 0 ✓
(0, 8) ✓	- 0 0 0 ✓
(2, 3) ✓	0 0 1 - ✓
(2, 6) ✓	0 - 1 0 ✓
(2, 10) ✓	0 0 1 0 ✓
(8, 10) ✓	1 0 1 0 ✓
(8, 12) ✓	1 - 0 0 ✓ $\rightarrow A\bar{C}\bar{D}$
3, 7 ✓	0 - 1 1 ✓
6, 7 ✓	0 1 1 - ✓
12, 13 ✓	1 1 0 - ✓ $\rightarrow ABC\bar{C}$

1st
2nd
3rd

④

④ Differs only by 1 position

minterms	Binary Represent ⁿ	
	A B C D	
(0, 2, 8, 10)	- 0 - 0	} $\bar{B}\bar{D}$
(0, 8, 2, 10)	- 0 - 0	
(2, 3, 6, 7)	0 - 1 -	} $\bar{A}C$
(2, 6, 3, 7)	0 - 1 -	

⑤ List the prime implicants

$(8, 12) = A\bar{C}\bar{D}$
 $(12, 13) = A\bar{B}\bar{C}\bar{D}$
 $(0, 2, 8, 10) = \bar{B}\bar{D}$
 $(2, 3, 6, 7) = \bar{A}C$

5) List the (prime) implicants
 $(8, 12) = A\bar{C}\bar{D} \checkmark$
 $(12, 13) = A\bar{B}\bar{C} \checkmark$
 $(0, 2, 8, 10) = \bar{B}\bar{D} \checkmark$
 $(2, 3, 6, 7) = \bar{A}C \checkmark$

9
 3 1 2 1
 A B C D

6) Select the min no of prime implicants which must cover ALL the minterms

Prime implicant Selection chart

Prime implicants	m_0	m_2	m_3	m_6	m_7	m_8	m_{10}	m_{12}	m_{13}
$(8, 12) = A\bar{C}\bar{D}$	↓	↓	↓					.	.
$(12, 13) = A\bar{B}\bar{C}$								○	○ ✓
$(0, 2, 8, 10) = \bar{B}\bar{D}$	○ ✓	○				○	○ ✓		
$(2, 3, 6, 7) = \bar{A}C$		○	○ ✓	○ ✓	○ ✓				

Simplified B.E using

$$Q.M = \overline{B\bar{D}} + \overline{A\bar{C}} + \overline{ABC}$$

$$= (-0-0) + (0-1-) + (110-)$$

Step vi): Min no of prime implicants \rightarrow ALL the minterms

Prime Implicants	m_2 c-1	m_4 c-2	m_5 c-3	m_9 c-4	m_{12} c-5	m_{13} c-6
$\checkmark \bar{A}\bar{B}c\bar{D}$ (2)	0					
$\checkmark A\bar{c}D$ (9, 13)				0		0
$\checkmark B\bar{c}$ (4, 5, 12, 13)	0	0			0	0

Final Simplified Boolean Expression = $\bar{A}\bar{B}c\bar{D} + B\bar{c} + A\bar{c}D$.

Obtain all the prime implicants of the fol f^n .

$$f(w, x, y, z) = \sum m(1, 4, 5, 9, 11, 12, 14, 15, 17, 25, 26, 27, 30, 31)$$

14 minterms

Quine McCluskey using Don't care terms (cross-X)

$$x = 1$$

$$f(v, w, x, y, z) = \sum m(4, 5, 9, 11, 12, 14, 15, 27, 30) + dc(1, 17, 25, 26, 31)$$

min	v	w	x	y	z	min	v	w	x	y	z	min	v	w	x	y	z	min terms	v	w	x	y	z						
	Bin.	Exp					Bin.	Represent					Bin.	Represent					Bin.	Represent									
m4	0	0	1	0	0	m4	0	0	1	0	0	m4	0	0	1	0	0	(1, 5)	0	0	1	0	0	(1, 9, 17, 25)	-	-	0	0	1
m5	0	0	1	0	1	m5	0	0	1	0	1	m5	0	0	1	0	1	(1, 9)	0	0	1	0	1	(1, 17, 19, 25)	-	-	0	0	1
m9	0	1	0	0	1	m9	0	1	0	0	1	m9	0	1	0	0	1	(1, 17)	0	0	0	0	1	(9, 11, 25, 27)	-	1	0	-	1
m11	0	1	0	1	1	m11	0	1	0	1	1	m11	0	1	0	1	1	(4, 5)	0	0	1	0	-	(9, 25, 11, 27)	-	1	0	-	1
m12	0	1	1	0	0	m12	0	1	1	0	0	m12	0	1	1	0	0	(4, 12)	0	0	1	0	0	(11, 15, 25, 31)	-	1	-	1	1
m14	0	1	1	0	1	m14	0	1	1	0	1	m14	0	1	1	0	1	(27, 11)	0	1	0	0	1	(11, 27, 15, 31)	-	1	-	1	1
m15	0	1	1	1	1	m15	0	1	1	1	1	m15	0	1	1	1	1	(27, 23)	0	1	0	0	1	(14, 15, 30, 27)	-	1	1	1	1
m23	1	1	0	1	1	m23	1	1	0	1	1	m23	1	1	0	1	1	(12, 14)	0	1	0	0	0	(14, 30, 15, 30)	-	1	1	1	-
m30	1	1	1	0	0	m30	1	1	1	0	0	m30	1	1	1	0	0	(27, 25)	1	0	0	0	1	(26, 27, 30, 31)	1	1	-	1	-
m31	1	1	1	1	1	m31	1	1	1	1	1	m31	1	1	1	1	1	(11, 15)	0	1	0	1	1	(26, 30, 27, 31)	1	1	-	1	-
dc1	0	0	0	0	1	dc1	0	0	0	0	1	dc1	0	0	0	0	1	(27, 27)	0	1	0	1	1	(26, 30, 27, 31)	1	1	-	1	-
dc17	0	1	0	0	1	dc17	0	1	0	0	1	dc17	0	1	0	0	1	(27, 15)	0	1	1	1	0	(26, 30, 27, 31)	1	1	-	1	-
dc25	1	1	0	0	1	dc25	1	1	0	0	1	dc25	1	1	0	0	1	(27, 30)	0	1	1	1	0	(26, 30, 27, 31)	1	1	-	1	-
dc26	1	1	0	1	0	dc26	1	1	0	1	0	dc26	1	1	0	1	0	(25, 27)	1	1	0	0	1	(26, 30, 27, 31)	1	1	-	1	-
dc31	1	1	1	1	1	dc31	1	1	1	1	1	dc31	1	1	1	1	1	(26, 27)	1	1	0	0	1	(26, 30, 27, 31)	1	1	-	1	-
																		(25, 31)	0	1	1	1	1	(26, 30, 27, 31)	1	1	-	1	-
																		(27, 31)	1	1	0	1	1	(26, 30, 27, 31)	1	1	-	1	-
																		(20, 31)	1	1	1	1	0	(26, 30, 27, 31)	1	1	-	1	-

Step (1) Bin.

Step (2) - group as per 1's

Step (3)

Step (4)
Step 5: prime implicants
9 prime implicants

List all the prime implicants

Prime Implicants	Bin. Represent ⁿ
(1, 5) = $\bar{v}\bar{w}\bar{y}z$	0 0 - 0 1
(4, 5) = $\bar{v}\bar{w}x\bar{y}$	0 0 1 0 -
(4, 12) = $\bar{v}w\bar{y}z$	0 - 1 0 0
(12, 14) = $\bar{v}wx\bar{z}$	0 1 1 - 0
(1, 9, 17, 25) = $\bar{x}\bar{y}z$	- - 0 0 1
(9, 11, 27) = $w\bar{z}$	- 1 0 - 1
(11, 15, 27, 31) = wyz	- 1 - 1 1
(14, 15, 30, 31) = $wx\bar{y}z$	- 1 1 1 -
(26, 27, 30, 31) = $vwyz$	1 1 - 1 -

Solution of min pr. imp = ALL = P.I. S. chart

Find Simplified Boolean Exprⁿ using Quine-McCluskey

$$= \bar{x}\bar{y}z + vwyz$$

1, 9, 17, 25

26, 27, 30, 31

Prime Implicants	m1	m4	m5	m9	m11	m12	m14	m15	m17	m25	m26	m27	m30	m31
(1, 5)	○		○											
(4, 5)		○	○											
(4, 12)						○								
(12, 14)						○	○							
(1, 9, 17, 25)	○			○	○				○	○				
(9, 11, 27)				○	○						○	○		
(11, 15, 27, 31)				○	○						○	○	○	○
(14, 15, 30, 31)							○	○					○	○
(26, 27, 30, 31)											○	○	○	○

Using Quine McCluskey tabulation method, obtain the set of prime implicants for the fn $f(a, b, c, d) = \sum(0, 1, 4, 5, 9, 10, 12, 14, 15) + d(2, 8, 13)$ and hence obtain the minimal form of the given fn employing decimal representⁿ.

Solⁿ:

Min. $\overline{a}\overline{b}\overline{c}\overline{d}$	Min. $\overline{a}\overline{b}c\overline{d}$	Min. $\overline{a}b\overline{c}\overline{d}$	Min. $\overline{a}b c \overline{d}$	Min. $\overline{a}b\overline{c}d$	Min. $\overline{a}b c d$	Min. $a\overline{b}\overline{c}\overline{d}$	Min. $a\overline{b}c\overline{d}$	Min. $a\overline{b}c d$	Min. $a\overline{b}\overline{c}d$	Min. $a\overline{b}c d$	Binary rep ⁿ								
											a	b	c	d					
m_0	m_1	m_4	m_5	m_9	m_{10}	m_{12}	m_{14}	m_{15}	d_{m_2}	d_{m_8}	$d_{m_{13}}$								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0

1st step 2nd step Step-3 - compare

(2, 14, 13, 15)
1 1 - -

(12, 13, 14, 15)
1 1 - -

Min. Group	a	b	c	d
(0, 1, 4, 5)	0	-	0	-
(0, 1, 8, 9)	-	0	0	-
(0, 2, 8, 10)	-	0	-	0
(0, 4, 1, 5)	0	-	0	-
(0, 4, 8, 12)	-	-	0	0
(0, 8, 1, 9)	-	0	0	-
(0, 8, 2, 10)	-	0	-	0
(0, 8, 4, 12)	-	-	0	0
(1, 5, 9, 13)	1	-	0	-
(1, 9, 5, 13)	1	-	0	-
(4, 1, 2, 5, 10)	-	1	0	-
(4, 5, 12, 13)	-	1	0	-
(8, 9, 12, 13)	1	-	0	-
(8, 10, 12, 14)	1	-	-	0
(8, 12, 9, 13)	1	-	0	-
(8, 12, 10, 14)	1	-	-	0
(12, 13, 14, 15)	1	1	-	-

Using Quine McCluskey tabulation method, obtain the set of prime implicants for the fn $f(a, b, c, d) = \sum(0, 1, 4, 5, 9, 10, 12, 14, 15) + d(2, 8, 13)$ and hence obtain the minimal form of the given fn employing decimal representⁿ.

Solⁿ:

Min. $\overline{a}\overline{b}\overline{c}\overline{d}$	Min. $\overline{a}\overline{b}c\overline{d}$	Min. $\overline{a}b\overline{c}\overline{d}$	Min. $\overline{a}b c \overline{d}$	Min. $\overline{a}b\overline{c}d$	Min. $\overline{a}b c d$	Min. $a\overline{b}\overline{c}\overline{d}$	Min. $a\overline{b}c\overline{d}$	Min. $a\overline{b}c d$	Min. $a\overline{b}\overline{c}d$	Min. $a\overline{b}c d$	Binary rep ⁿ					
											a	b	c	d		
m₀	m₁	m₄	m₅	m₉	m₁₀	m₁₂	m₁₄	m₁₅	m₂	m₈	m₁₃					
m ₀	m ₁	m ₄	m ₅	m ₉	m ₁₀	m ₁₂	m ₁₄	m ₁₅	m ₂	m ₈	m ₁₃					
												(0, 1, 4, 5)	0	-	0	-
												(0, 1, 8, 9)	-	0	0	-
												(0, 2, 8, 10)	-	0	-	0
												(0, 4, 1, 5)	0	-	0	-
												(0, 4, 8, 12)	-	-	0	0
												(0, 8, 1, 9)	-	0	0	-
												(0, 8, 2, 10)	-	0	-	0
												(0, 8, 4, 12)	-	-	0	0
												(1, 5, 9, 12)	-	-	0	1
												(1, 9, 5, 13)	-	-	0	1
												(4, 1, 2, 5, 13)	-	1	0	-
												(4, 5, 12, 13)	-	1	0	-
												(8, 9, 12, 13)	1	-	0	-
												(8, 10, 12, 14)	1	-	-	0
												(8, 12, 9, 13)	1	-	0	-
												(8, 12, 10, 14)	1	-	-	0
												(2, 13, 14, 15)	1	1	-	-

1st step 2nd step Step-3 - compare

(2, 14, 13, 15)
1 1 - -

Step 6: Draw prime implicants solution chart

Min. Group	a	b	c	d	
(0, 1, 4, 5)	0	0	0	0	}
(0, 1, 8, 9)	0	0	0	0	
(0, 2, 8, 10)	-	0	-	0	}
(4, 8, 12)	0	0	0	0	
(4, 5, 9, 13)	0	0	0	1	}
(4, 12, 5, 13)	0	1	0	0	
(8, 9, 12, 13)	1	0	0	0	}
(8, 10, 12, 14)	1	-	-	0	
(12, 13, 14, 15)	1	1	-	-	}

Min. Group	Binary Rep.			
	a	b	c	d
(0, 1, 4, 5, 8, 9, 12, 13)	-	-	0	-
(0, 1, 8, 9, 4, 12, 5, 13)	-	-	0	-
(0, 4, 8, 12, 1, 5, 9, 13)	-	-	0	-

Final B.E = $\bar{b}\bar{d} + ab + \bar{c}$
 $(-0-0) + (11--)$

Step 5: 4 prime implicants
 $\bar{b}\bar{d} = (0, 2, 8, 10) = -0-0$
 $a\bar{d} = (8, 10, 12, 14) = 1--0$
 $ab = (12, 13, 14, 15) = 11--$
 $\bar{c} = (0, 1, 4, 5, 8, 9, 12, 13) = --0-$

Prime Implicants	m ₀	m ₁	m ₂	m ₄	m ₅	m ₈	m ₉	m ₁₀	m ₁₂	m ₁₃	m ₁₄	m ₁₅
$\bar{b}\bar{d} = (0, 2, 8, 10)$	0		0			0		0			0	
$a\bar{d} = (8, 10, 12, 14)$									0	0	0	0
$ab = (12, 13, 14, 15)$				0	0	0	0		0	0		0
$\bar{c} = (0, 1, 4, 5, 8, 9, 12, 13)$	0	0		0	0	0	0		0	0		

Unit - 2


Data processing circuits

Collection of logic gates

Combinational

Sequential

(n-variables)
i/p
var




$$X = \{x_0, x_1, \dots, x_{n-1}\}$$

$$Y = \{y_1, y_2, \dots, y_{m-1}\}$$

Ex: A combinational logic ckt with 3 i/p vars that will produce a sync-f. when > one i/p var are = 1.
Derive the T.T. & implement the ckt.

Soln: 3 i/p variables $\Rightarrow 2^3 = 8$ combinⁿ/i/p set
Design of G.L.C.


	A	B	C	Y
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1





$$Y = AC + BC + AB$$

$$Y = AB + AC + BC$$

Implementⁿ:




Multiplexers: (MUX) → Select single data line from several data-i/p lines
 → data selector - many to 1



Equivalent ckt → Equivalent ckt.

Block diagram of $2^n:1$ MUX

4:1 MUX:




Function table / Truth table

S ₁	S ₀	Y	E
0	0	D ₀	1
0	1	D ₁	1
1	0	D ₂	1
1	1	D ₃	1


$\bar{S}_1 \cdot \bar{S}_0 \cdot D_0 \oplus$
 $\bar{S}_1 \cdot S_0 \cdot D_1 \oplus$
 $S_1 \cdot \bar{S}_0 \cdot D_2 \oplus$
 $S_1 \cdot S_0 \cdot D_3$

$$Y = E (\bar{S}_1 \cdot \bar{S}_0 \cdot D_0 + \bar{S}_1 \cdot S_0 \cdot D_1 + S_1 \cdot \bar{S}_0 \cdot D_2 + S_1 \cdot S_0 \cdot D_3)$$



2:1 MUX:


select line = 1
data lines = 2



Fⁿ table / Truth table

E	S ₀	Y
1	0	D ₀
1	1	D ₁


$$Y = E \bar{S}_0 \cdot D_0 + E S_0 \cdot D_1 = E (\bar{S}_0 \cdot D_0 + S_0 \cdot D_1)$$



Strobe/ Enable	A	B	C	D	Y
L	L	L	L	L	$\overline{D_0}$
L	L	L	L	H	$\overline{D_1}$
L	L	L	H	L	$\overline{D_2}$
.
.
.
.
H	H	H	H	H	$\overline{D_3}$
H	X	X	X	X	H

74150 Truth Table

can't be determined



Pinout diagram of 74150

Bubbles on Signal line:

\Rightarrow is the o/p that is the complement of the selected data-bit.
 $\overline{D_0} = y$


\Rightarrow bubble on i/p pin, means the signal is active low.
 low-state

1 = 1
 0 = 74150

E	S ₁	S ₀	Y
0	0	0	$\overline{D_0}$
0	0	1	$\overline{D_1}$
0	1	0	$\overline{D_2}$
0	1	1	$\overline{D_3}$
1	X	X	X


Realization of 4 variables using 8:1 MUX

Soln: $f(w, x, y, z) = 2^4 = 16$



horizontal grouping



Select line $wxy =$ horizontal column \rightarrow (2) \rightarrow data line





$wyz \rightarrow$ vertical grouping

(x) \rightarrow data line if p.

$\Sigma 0, 1, 5, 6, 7, 9, 12, 15$





$I_2 = x$



Analyze 4 var B. f using 4:1 MUX
 $f(a,b,c,d) = \sum m(0,1,5,6,7,9,13,14)$

②
 Lea




Submaps: I_0





$I_0 = \bar{c}$


$I_3 = c \oplus d$



$d + c \Rightarrow I_1 = c + d$




I_0



Realization of 3-var^{ies} fn using 4:1 mux:

$f(x, y, z) = \sum m(0, 2, 3, 5)$

Soln :-




bit = $\begin{cases} 0 \\ 1 \end{cases}$




8-bits


Submap for I₁



Submap for I₂





Submap for I₃





$x, y \rightarrow$ constant values \rightarrow select lines
 $z \rightarrow$ varying \rightarrow data line i/p.

Submap



nibble = $\frac{\text{byte}}{2} = \frac{8 \text{ bits}}{2}$

nibble = 4 bits



Realization of 4 vars f using 4:1 MUX
 $f = \sum m(0, 1, 5, 6, 7, 9, 13, 14)$

Soln: 4-variables $\rightarrow 2^4 \rightarrow 16:1$ MUX

2 variables $\rightarrow 2^2 \rightarrow 4:1$ MUX

$w \backslash yz$	00	01	11	10
00	1	1	0	0
01	0	1	1	1
11	0	1	0	1
10	0	1	0	0

$I_0 \rightarrow$ (00, 01)
 $I_1 \rightarrow$ (01, 11)
 $I_3 \rightarrow$ (11, 10)
 $I_2 \rightarrow$ (10, 00)

Common - constant literals
 w, x selected line
 varying \rightarrow data lines

Submaps: for I_0, I_1, I_2 and I_3

$w=0, x=0$

$w \backslash yz$	00	01	11	10
00	1	1	0	0

$I_0 = \bar{y}$ ✓

$w=0, x=1$

$w \backslash yz$	00	01	11	10
01	0	1	1	1

$I_1 = z + y$ ✓

$w=1, x=0$

$w \backslash yz$	00	01	11	10
10	0	1	0	0


$I_2 = \bar{y}z$ ✓







$w=1, x=1$

$w \backslash yz$	00	01	11	10
11	0	1	0	1



$I_3 = \bar{y}z + y\bar{z} = y \oplus z$ ✓

$I_3 = y \oplus z$ ✓






Realization of 3 vari boolean f using 4-to-1 MUX




Eg: First method:

$f(x, y, z) = \sum m(0, 2, 3, 5)$ *Submap*



$I_0 = \bar{z}$ $I_1 = 1$ $I_2 = z$ $I_3 = 0$




1 bit = 0 or 1


1 byte = 8-bits

1 word = 2-bytes = A B

1 nibble = $\frac{1 \text{ byte}}{2} = \frac{8 \text{ bits}}{2} = 4 \text{ bits}$




Nibble MUX:




$A < 0$


A	B
0	0
0	1
1	0
1	1



Pins-ding: 4, 5, 7



1) Show how 4:1 MUX can be obtained using only 2:1 MUX



Logic eqⁿ for 2:1 MUX : $y = \bar{A}D_0 + AD_1$ (1)

Logic eqⁿ for 4:1 MUX : $y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + AB D_3$ (2)

$$y = \bar{A}(\bar{B}D_0 + BD_1) + A(\bar{B}D_2 + BD_3)$$


⇒ 4 s.
cho
⇒ 2-to
A the

The logic eqⁿ of 4:1 MUX can be re-written as


$$y = \bar{A}(\bar{B}D_0 + BD_1) + A(\bar{B}D_2 + BD_3) \rightarrow (2)$$

Compare eqⁿ (1) & (2)

We need two 2:1 MUX to realize the two bracketed terms where B serves as select-ipl. The o/p of these 2 MUXs can be sent to a 3rd MUX as data i/p's where A serves as select i/p & we get 4:1 MUX.



Pin / logic diagram of 74154 = deMux



D	Strobe	A	B	C	D	Y ₀	Y ₁	Y ₁₅
0	0	0	0	0	0	0	1	1
0	0	0	0	0	1	1	0	1
1		X	X	X	X	1	1	1
	1	X	X	X	X	1	1	1

Worked Example: Show how two 1-to-16 MUX can be connected to get 1-to-32 deMUX.

Solⁿ: 1-to-32 deMUX has 5 select @ variables ABCDE

Four of them BCDE — fed to two 1-to-16 deMUX.

Fifth A — used to select one of these two deMUX through strobe-i/p.


If $A=0$, the top 74154 is chosen.

∴ BCDE directs data to one of the 15 o/p's of that IC.

If $A=1$, the top 74154 is chosen,

Adders & Subtractors: Combinational ckt

Binary \rightarrow



present if combinational

Binary Adders:

- $0 + 0 = 0$
- $0 + 1 = 1$
- $1 + 0 = 1$
- $1 + 1 = 10_{LSB}$



Half Adder

Full Adder

9 bin. i/p's
Augend & addend
9 bin. o/p's



3-bin. i/p's (Aug, Addn, C_i)
2 bin. o/p's.

Binary Half Adder

II:

x_i	y_i	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$x_i \rightarrow$ Augend
 $y_i \rightarrow$ addend
 $C \rightarrow$ carry
 $S \rightarrow$ Sum
 $0 \rightarrow$ Augend
 $+ 0 \rightarrow$ addend



K-map: Carry

x_i	y_i	0	1
0	0	0	0
1	0	0	1

$$C = x_i \cdot y_i$$

Sum

x_i	y_i	0	1
0	0	0	1
1	0	1	0

$$Sum = \bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i$$


$$S = x_i \oplus y_i$$

Binary Full Adder ckt : \rightarrow 3 inputs Carry-out = C_{i+1}
 \rightarrow 2 outputs x_i, y_i, C_i

Truth table:





x_i	y_i	C_i	C_{i+1}	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-map:



$$C_{i+1} = x_i \cdot C_i + x_i \cdot y_i + y_i \cdot C_i$$

Realization:



$$S_i = \bar{x}_i \cdot \bar{y}_i \cdot C_i + \bar{x}_i \cdot y_i \cdot \bar{C}_i + x_i \cdot \bar{y}_i \cdot \bar{C}_i + x_i \cdot y_i \cdot C_i$$

$$= C_i (\bar{x}_i \bar{y}_i + x_i y_i) + \bar{C}_i (\bar{x}_i y_i + x_i \bar{y}_i)$$

$$= C_i (\overline{x_i \oplus y_i}) + \bar{C}_i (x_i \oplus y_i)$$

$$S_i = C_i \oplus (x_i \oplus y_i)$$

Binary Subtractor :

Half
↓
2 ips

Full
↓
3 ips

Bin. half Subtractor :

0 - 0 = 0
 $0 - 1 = 1$
 1 - 0 = 1
 1 - 1 = 0

$(-1)0$
 $\frac{0}{d}$

borrow
 $\frac{10}{(-)1}$
 \oplus
 $\frac{1}{b}$ $\frac{1}{d}$

$\frac{1}{b}$ $\frac{1}{d}$
 $\frac{1}{b}$ $\frac{1}{d}$

2 bin. ips: Minuend - x_i
 Subtrahend - y_i

2 bin. d ips: difference - d_i
 borrow bit - b_i

x_i	y_i	d_i	b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Karnaugh Map

	0	1
x_i	0	1
y_i	1	0

$$\bar{x}_i \cdot y_i + x_i \cdot \bar{y}_i = x_i \oplus y_i$$


$$d_i = x_i \oplus y_i$$

borrow

	0	1
x_i	0	1
y_i	1	0

$$\bar{x}_i \cdot y_i = b_i$$

Logic diagram / dkd / Realization / Implementation



Binary full subtractor

3 inputs - x_i, y_i, b_i
 2 outputs - b_{i+1}, d_i

x_i	y_i	b_i	d_i	b_{i+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

0	0	1	0
0	0	0	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$(x_i, y_i) \Rightarrow$ subtrahend

Minuend y_i, b_i


$d_i = x_i$	0	0	0	0
k-map	1	0	1	0

do write the simplification steps.

$f = 111x$ to S.B.E of Full Adder but b_i replaced with b_i and.

$$d_i = b_i \oplus (x_i \oplus y_i)$$

Logic diagram:



k-map:


x_i	y_i, b_i	00	01	11	10
0	0	0	1	1	1
1	0	0	1	0	0

$b_{i+1} =$

$$= \bar{x}_i \cdot b_i + \bar{x}_i \cdot y_i + y_i \cdot b_i$$

$= b_{i+1} = \text{borrow-out}$

Decoder: Combinational dkt with multiple i/ps & multiple o/ps.
 Converts CODED i/ps into CODED o/ps, where the i/ps & o/p codes are different




n - i/ps - (0 to $n-1$)
 2^n - o/ps - (0 to 2^n-1)

Binary decoder: 2 i/p lines. $n: 2^n$
 $2: 2^2 \Rightarrow$ $2 \cdot 4$ decoder


E	A	B	Y_3	Y_2	Y_1	Y_0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	X	X	0	0	0	0

2:4 decoder



Draw the ckt for 3 to 8 decoder
Soln: Truth table \rightarrow ckt diagram.

E	A	B	C	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	1	0	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



3 to 8 line decoder


74138 : 3 to 8 decoder

↳ commercially available

↳ 3 bin. i/p

↳ 8 individual active LOW o/p

↳ \bar{E} = low stroke = active low enable i/p



Realization of multiple o/p for using Bin. Decoder

1) For active HIGH o/p \Rightarrow o/p = 1

SOP (minterms) implement


POS (maxterms) " "

2) For active LOW o/p \Rightarrow o/p = 0

SOP \rightarrow 1

POS \rightarrow 0


Δ HIGH \leftarrow opp: 1
 SOP \rightarrow D
 \rightarrow ORing



$m_0 = \bar{x} \cdot \bar{y} \cdot \bar{z} \rightarrow$ minterm - product term

$\overline{m_0} = \overline{\bar{x} \cdot \bar{y} \cdot \bar{z}}$
 $= \overline{\bar{x}} + \overline{\bar{y}} + \overline{\bar{z}}$

$M_0 = (x + y + z) \rightarrow$ maxterm - sum term




\checkmark
 $D = \overline{D}$
 $D = \overline{D}$

High if POS fn



$$\overline{(x + y + z)} = \text{max}$$

$$\bar{x} \cdot \bar{y} \cdot \bar{z} = \text{max}$$



For Active LOW o/p:

POS \rightarrow AND gate

SOP \rightarrow NAND gate

For Active HIGH o/p:

SOP \rightarrow OR gate

POS \rightarrow NOR gate

Implement f_1 multiple o/p f_2 using 74138 (Active LOW o/p)

$$f_1 = \sum m(1, 4, 5, 7)$$


↓ NAND → OR

$$f_2 = \prod M(2, 3, 6, 7)$$

↓ AND → NOR

Active HIGH o/p

Soln.




Implement full subtractor using a decoder and write TT.

	x	y	z	D	Bout
0	0	0	0	0	0
1	0	0	1	1	1 ✓
2	0	1	0	1 ✓	1 ✓
3	0	1	1	0	1 ✓
4	1	0	0	1 ✓	0
5	1	0	1	0	0
6	1	1	0	0 ✓	0
7	1	1	1	1 ✓	1 ✓

T.T for F.S

1 high




Implementation of FS using 3:8 decoder

BCD to decimal decoder: 1 of 10-decoder. (only 1 of the 10 o/p's is high)


Binary Coded Decimal — Decimal decoder

(16) $\frac{(0-9)}{(10-15)}$ (7445) — LOW o/p's

A	B	C	D	y_9	y_8	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0
0	0	0	0	1	1	1	1	1	1	1	1	1	0
0	0	0	1	1	1	1	1	1	1	1	0	1	0
0	0	1	0	1	1	1	1	1	0	1	0	0	1
0	0	1	1	1	1	1	0	1	0	0	0	1	0
0	1	0	0	1	1	0	1	0	0	0	0	0	1
0	1	0	1	1	0	0	0	0	0	0	0	0	1
0	1	1	0	1	0	0	0	0	0	0	0	0	1
0	1	1	1	1	0	0	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	0	0	0	1




BCD: nibble equivalent (4-bit binary no).






$$\begin{array}{r} 2 \overline{) 3} \\ \underline{1} \\ 1 - 1 \end{array}$$

$$\begin{array}{r} 2 \overline{) 7} \\ \underline{3} \\ 1 - 1 \end{array}$$



$0 \rightarrow 16$

2^3	2^2	2^1	2^0
8	4	2	1
0	1	1	1
0	1	0	1
1	0	0	0



- 10 - A
- 11 - B
- 12 - C
- 13 - D


① BCD-Decimal

② 7 segment display


- 7446

Digit	Segments activated	Display
0	a, b, c, d, e, f	
1	b, c	
2	a, b, d, e, g	
...
8	a, b, c, d, e, f, g	
9	a, b, c, d, f, g	

7 Segment indicator



0



(10 digits)


6-7

Logic design using decoders:

1) Realize ^{Implementation} 3:8 decoder for given f^n_s

$f_1(x_2, x_1, x_0) = \sum m(1, 2, 4, 5)$ - logic 1


$f_2(x_2, x_1, x_0) = \sum m(1, 5, 7)$




$f_1 = \overline{M}(1, 2, 4, 5)$
 $f_2 = \overline{M}(1, 5, 7)$



$SOP = m_1 + m_2 + m_4 + m_5 = \underline{\underline{OR}}$



$POS = M_1 \cdot M_2 \cdot M_4 \cdot M_5$
 $= \overline{m_1 \cdot m_2 \cdot m_4 \cdot m_5}$
 $= \overline{m_1} + \overline{m_2} + \overline{m_4} + \overline{m_5}$



LOW - o/p :
(7445-IC)

SOP (Σm) = NAND

POS (ΠM) = AND

7445: LOW o/p \rightarrow

ACTIVE HIGH o/p

SOP (Σm) = OR

POS (ΠM) = NOR

Default

74157


10 - i/p lines

4 - o/p lines

1 - VCC


1 - GND

16 - pins IC




2ⁿ: n Encoder

Four inputs:



two - 2 i/p Ex-OR gate

one - 4 i/p EX-OR gate



$$y = a \oplus b \oplus c \oplus d$$

(0, 2, 4, 8, ...) → Even no of 1's = Odd parity
 (1, 3, 5, 7, 9, ...) → Odd no of 1's = Even parity

generate ξ

check the parity bit in

binary if n — EX-OR gates are used.

Truth Table: When n ip's has an odd no of 1's, $y=1$

Comment	A	B	C	D	y
Even	0	0	0	0	0
✓ Odd	0	0	0	1	1
✓ Odd	0	0	1	0	1
Even	0	0	1	1	0
✓ Odd	0	1	0	0	1
Even	0	1	0	1	0
Even	0	1	1	0	0
✓ Odd	0	1	1	1	1
✓ Odd	1	0	0	0	1
Even	1	0	0	1	0
Even	1	0	1	0	0
✓ Odd	1	0	1	1	1
Even	1	1	0	0	0
Odd	1	1	0	1	1
✓ Odd	1	1	1	0	1
Even	1	1	1	1	0

For ABCD entry to product an o/p 1 is 0001; it has odd no of 1s. The next ABCD entry to product an o/p 1 is 0010; again an odd no of 1s. An o/p-1 also occurs for these ABCD ip's 0100, 1000, 1011, 1101, and 1110, each having an odd no of 1s.




Parity Generators and checkers:


→ A parity-bit is used for the purpose of detecting errors during transmission of binary information. It is an extra-bit included with a binary message to make the no. of 1s either odd or even.

→ The message, including the parity bit is transmitted & then checked at the receiving end for errors. An error is detected if the checked parity does NOT correspond with the one transmitted.

→ Parity generator: Circuit that generates the parity bit in the transmitter.

→ Parity checker: Circuit that checks the parity bit in the receiver.





	A		B		Less	Greater	Equal
	A ₁	A ₀	B ₁	B ₀	A < B	A > B	A = B
0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0
2	0	0	1	0	0	1	0
3	0	0	1	1	0	0	1
4	0	1	0	0	0	1	0
5	0	1	0	1	0	0	1
6	0	1	1	0	1	0	0
7	0	1	1	1	1	0	0
8	1	0	0	0	0	1	0
9	1	0	0	1	0	1	0
10	1	0	1	0	0	0	1
11	1	0	1	1	1	0	0
12	1	1	0	0	0	1	0
13	1	1	0	1	0	1	0
14	1	1	1	0	0	1	0
15	1	1	1	1	0	0	1


!!! why write k map
>, and =

Simplify



Less =

	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

Simplify



A B
0 1
1





Programmable Logic Arrays / Programmable Array Logic (PLA)

Programmable Logic Devices: $n \times p \times m$

current i/p - o/p - Combin
 + previous
 current i/p - o/p - Seq

↓
 H/w programming (CPLDs)
 Combinational ckt Sequential ckt

→ ICs which have got the collection of AND arrays and OR arrays




PLD : 3 types → AND arrays & OR arrays

1) PROM — Fixed	Programmable
2) PLA — Programmable	Programmable
3) PAL — Programmable	Fixed

→ PROM : Programmable ROM

n inputs → m outputs
 $n \times 2^n \times m$ — SOP




eg. PROM: Realize a PROM for given 2 fns

$$f_1(x, y, z) = \sum m(0, 1, 2, 5, 7)$$

$$f_2(x, y, z) = \sum m(1, 2, 4, 6)$$

Ans: 3-vars: $\Rightarrow 2^3$ combinations $\Rightarrow 2^3$ product terms = $2^3 = 8$ minterms. \Rightarrow AND gates

AND array-fixed
OR array-fixed



PROM: $3 \times 2^3 \times 2 \Rightarrow 3 \times 8 \times 2$

↑
L

PLA: Programmable Logic Array: $n \times p \times m$

Realize PLA for given 2 fns.

i) $f_1(x, y, z) = \sum m(0, 1, 3, 4)$

$f_2(x, y, z) = \sum m(1, 2, 3, 4, 5)$

Soln:

f_1

	00	01	11	10
0	1	1	1	0
1	1	0	0	0

f_2

	00	01	11	10
0	0	1	1	0
1	1	1	0	0


$f_1 = \bar{x}\bar{y}\bar{z} + \bar{x}yz$

$f_2 = x\bar{y} + \bar{x}z + \bar{x}y$

$3 \times 4 \times 2$

$3 \times 5 \times 2$
4

7404: 4 OR gates




3x8x2 — PROM

3x(4)x2 PLA

Ex 2: Realize PLA for the f₁ f₂

f₁(x,y,z) = Σm(0, 1, 3, 5)

f₂(x,y,z) = Σm(3, 5, 7)



f₁ = $\bar{x}\bar{y} + \bar{x}z + \bar{y}z$

5 product terms


f₂ = $xz + yz$

↓ 3x5x2


Totally 5 terms but 3x(4)x2 PLA is available
 ∴ only 4 product terms



f₁ = $\bar{x}\bar{y} + \bar{y}z + \bar{x}yz$



f₂ = $xz + \bar{x}yz$



PAL: Programmable Array Logic : AND - programmable - X
 OR - fixed - —

① Realize PAL for the given fns
 $f_1(x, y, z) = \sum m(1, 2, 4, 5, 7)$
 $f_2(x, y, z) = \sum m(0, 1, 3, 5, 7)$

Max. of 3 product terms are realizable in PAL (for each fn)

Soln. f_1

	00	01	11	10
0	0	1	0	1
1	1	1	1	0

f_2

	00	01	11	10
0	1	1	1	0
1	0	1	1	0


$$f_1 = \underbrace{x\bar{y} + xz + \bar{y}z}_{f_3} + \bar{x}y\bar{z}$$

$$f_2 = z + \bar{x}\bar{y} + NC$$

$$\therefore f_1 = f_3 + \bar{y}z + \bar{x}y\bar{z}$$

$$f_2 = z + \bar{x}\bar{y} + NC$$

$$f_3 = x\bar{y} + xz + NC$$



$f_2 = z + \bar{x}\bar{y} + xz$
 $f_3 = x\bar{y} + xz + NC$

NOTE: For each f_n ,
 these must be
 max of 3 product
 terms.

$3 \times 8 \times 2$

External connections

PLA: ^{3x4x2} realize PLA for the given f's: $f_1(x, y, z) = \sum m(1, 2, 3, 7)$
 $f_2(x, y, z) = \sum m(0, 1, 2, 6)$

f_1 :

	$\bar{x}\bar{y}\bar{z}$	$\bar{x}y\bar{z}$	$x\bar{y}\bar{z}$	$xy\bar{z}$
0	0	1	1	1
1	0	0	1	0

$$f_1 = \bar{x}z + \bar{x}y + yz$$

f_2 :

	$\bar{x}\bar{y}\bar{z}$	$\bar{x}y\bar{z}$	$x\bar{y}\bar{z}$	$xy\bar{z}$
0	1	1	0	1
1	0	0	0	1

$$f_2 = \bar{x}\bar{y} + y\bar{z}$$

No common term(s) in b/w f_1 , take complement (grouping 0's)

\bar{f}_1 both the f's

	$\bar{x}\bar{y}\bar{z}$	$\bar{x}y\bar{z}$	$x\bar{y}\bar{z}$	$xy\bar{z}$
0	1	0	0	0
1	1	1	0	1

$$\bar{f}_1 = \bar{y}\bar{z} + x\bar{z} + x\bar{y}$$

\bar{f}_2

	$\bar{x}\bar{y}\bar{z}$	$\bar{x}y\bar{z}$	$x\bar{y}\bar{z}$	$xy\bar{z}$
0	0	0	1	0
1	1	1	0	0

$$\bar{f}_2 = x\bar{y} + yz$$

Compare to get common minterms

f_1 with \bar{f}_2
 f_1 with \bar{f}_1 (a) \bar{f}_2
 f_2 with \bar{f}_1 (a) \bar{f}_2
 f_2 with \bar{f}_2

$\therefore f_1$ with \bar{f}_2
 $\therefore \bar{f}_1$ with \bar{f}_2

$$f_1 = \bar{x}z + \bar{x}y + yz$$

$$f_2 = \bar{x}\bar{y} + y\bar{z}$$

$$\bar{f}_1 = \bar{y}\bar{z} + x\bar{z} + x\bar{y}$$

$$\bar{f}_2 = x\bar{y} + yz$$

∴ case 1: $f_1(x,y,z) = \bar{x}z + \bar{x}y + yz$
 $f_2(x,y,z) = x\bar{y} + yz$ } 4 terms

∴ case 2: $\bar{f}_1(x,y,z) = \bar{y}\bar{z} + x\bar{z} + x\bar{y}$
 $\bar{f}_2(x,y,z) = x\bar{y} + yz$ } 4 terms

Compared f_1 with f_2 , \bar{f}_1 , \bar{f}_2 to get common terms
 $f_1 = \bar{x}z + \bar{x}y + yz$
 $f_2 = \bar{x}y + y\bar{z}$
 $\bar{f}_1 = y\bar{z} + x\bar{z} + x\bar{y}$
 $\bar{f}_2 = x\bar{y} + y\bar{z}$


Implement
 Ex-OR

∴ f_1 with \bar{f}_2
 E. with T.

$1 \oplus 0 = 1$

0	0	0
0	1	1
1	0	0


PLA diagram not: case (i)




Case 2: $f_1(x, y, z) = \bar{y}\bar{z} + x\bar{z} + \bar{x}y$
 $f_2(x, y, z) = \bar{x}y + yz$ } 4 terms

PLA diagram not: Case (ii)

Note: When NO common product term(s) is/are found, then take complement of both the f's (given).
 $f_1 \rightarrow \bar{f}_1$
 $f_2 \rightarrow \bar{f}_2$



PLA procedure
 implement
 use EX-OR gate



Common way of specifying the connections in PLA

PLA table: Case (i)

Product term	Inputs			Outputs	
	x	y	z	f ₁	f ₂
$\bar{x}z$	0	<u>1</u>	1	1	<u>1</u>
$\bar{x}y$	0	1	-	1	-
yz	-	1	1	1	1
$x\bar{y}$	1	0	-	-	1

T/C
↓
True
!
x

→ Compl
0
x

Inputs:
 0 → complemented form
 1 → Uncomplemented form/true vari
 - → No connection exists

Case (ii)



Product term	Inputs			Outputs	
	x	y	z	f ₁	f ₂
$\bar{y}\bar{z}$	-	0	0	1	-
xz	1	-	0	1	-
$x\bar{y}$	1	0	-	1	1
yz	-	1	1	-	1

Outputs: 1 → connection exists b/w
 AND gate & OR gate
 - → No connection exists

Unit-3: Flip-flops → Sequential ckt

There are many applns in which the digital O/p's are reqd to be generated in accordance with the seq of i/p signals are received.

This reqt can NOT be satisfied using combinational ckt




Seq. ckt: Time Sequence of external i/p's, internal states (present & next state) & o/p's

Eg: Counters & registers

Memory Element used in the sequential ckt is a FLIP-FLOP which is capable of storing 1-bit binary information

Finite State M/C (FSM)

The basic bistable element: NOT (Inverter)



2 i/ps 'x' and 'y'
 2 o/ps 'x-bar' and 'y-bar'
 2 cross-coupled NOT gates
 (feedback)

Positive logic:

o/p $Q = 1 \rightarrow$ state 1
 \Downarrow
 1-state
 (SET)

o/p $Q = 0 \rightarrow$ state 0
 \Downarrow
 0-state
 (RESET)

When $x=0$: $Q = \bar{x} = 1$
 $\therefore y = \bar{x} = 1 \Rightarrow \bar{a} = \bar{y} = 0$
 $Q = \bar{x} = y = 1$ & $\bar{Q} = \bar{y} = x = 0$
 $\therefore Q = 1$ and $\bar{Q} = 0$

first stable cond^{ns}.

When $x=1$: $Q = \bar{x} = 0$
 $\therefore y = \bar{x} = 0 \Rightarrow \bar{a} = \bar{y} = 1$
 $Q = \bar{x} = 0$ & $\bar{Q} = \bar{y} = x = 1$

Second stable state
 $\begin{matrix} Q = 0 \\ \bar{Q} = 1 \end{matrix}$

When $Q = 0$, then $\bar{Q} = 1$
 and $Q = 1$, $\bar{Q} = 0$
 $\therefore Q$ & \bar{Q} are complementary

Binary symbol stored in the basic bistable element — content / state of the element

$Q \Rightarrow$ normal o/p

$\bar{Q} \Rightarrow$ complementary o/p.

Equilibrium condition: 2 o/p signals are about half-way b/w logic-0 and logic-1
o/p is NOT valid — metastable state.

Amt of time a device stays in a metastable state is unpredictable due to clock NOISE. \therefore must be avoided.

Latches: storage devices (o/p immediately responds to changes in the i/p lines)

1) The Set & Reset Latch (SR-latch)



2 cross-coupled NOR gates

2 i/ps

(1) S \rightarrow set
R \rightarrow reset

2 o/p's: Q
 \bar{Q}

SR latch \rightarrow 1-bit memory cell
 2 NOR gates



0	0	1
0	1	0
1	0	0
1	1	0

if any 1/0 to NOR is logic-1, 0/0 bubble (or) inversion of op

S	R	Q	Q-bar
0	0	1	-
0	1	1	-
1	0	1	-
1	1	1	-

(i) Case 1: When $S=0$ and $R=0$

Initially assume $Q=1$ and $Q-bar=0$

With $Q-bar=0$, both i/p to NOR-1 are @ logic-0.
 So its o/p $Q=1$.

With $Q=1$, one i/p to NOR-2 is @ logic-1, hence its o/p $Q-bar=0$.


This shows that when $S=R=0$ (low), the o/p state does NOT change.

$Q=0$ and $Q-bar=1$

$\Rightarrow Q=0$ and $Q-bar=1$ NOR-1: 0 and 0

Case 2: $S=0$ and $R=1$

i.e., $Q=0$ and $\bar{Q}=1$
 ↓
 RESET state




No change in Q

	S	R	Q	\bar{Q}
1)	0	0	0	1
2)	0	1	0	1
3)	1	0	1	0
4)	1	1	0	0

Reset = 0
 Set = 1

Case 3: $S=1$ and $R=0$




NOP

0	0	1
0	1	0
1	0	0
1	1	0

No. of	Q
0	1
1	0

i.e., $Q=1$ and $\bar{Q}=0$
 ↓
 SET state

Case 4: $S=1$ and $R=1$



NOR


0	0	1
0	1	0
1	0	0
1	1	0

SR

S	R	No change in o/p
0	1	Reset
1	0	Set
1	1	Indeterminate

Indeterminate:

$Q = \bar{Q} = 0$



$\Rightarrow \bar{Q} = 1$


prohibited state

Truth table:

S	R	Q	\bar{Q}
0	0	no change	
0	1	RESET	
1	0	SET	
1	1	*	*


present state
next state
Q Q'

Clock: A clock signal is a particular type of signal that oscillates b/w HIGH state and LOW state and it is utilized to co-ordinate the actions of the circuits. It is produced by the clock generator.




Digital signal: square wave

Analogy signal: sine-wave.



clock is set : clocked

+ve edge triggered




Flip flop: $\begin{matrix} 0 \\ 1 \end{matrix} \rightarrow$ 1-bit of info 0/1

Registers: collection of flip flop
 Arithmetic operⁿ
 Logic operⁿ

4-bit regist = 4 flip flops = NIBBLE


8-bit reg = 8 FF = 1-byte
 1 word = 2 bytes



Left shift

Shift registers:

$a = a \ll 1$ (applying clock pulse)
 $= a \ll 2$
 $a = a \ll 2$
 $a = a \gg 2$ → bitwise operⁿ



52(10)




BCD

0101 0010 (2)





MSB

LSS




$2^0 \dots 2^1 \dots 2^2 \dots$

Symbolic representⁿ of diff types of data movement in shift reg



D SISO shift reg.
 The FFs used to construct registers are usually edge-triggered JK, SR (or) D types.



OR
 use D-FF (but not recommended)

Shift (left) mode: fig shown below is serial-in serial-out shift-left reg. (SISO/SO)




fig: Shift-left reg


← D-Mux flip

SISO - Serial-in
 Serial-out

Shift



Eg: Illustration of entry of 4-bit binary no 1111 into the reg, beginning with the left-most bit. Initially, reg is CLEARED. So $Q_3Q_2Q_1Q_0 = 1111$




collect 4-bit 1111 ⇒ the output of all D-FF = 0
 $Q_3Q_2Q_1Q_0 = 0000$

Fig. show waveform for shift left reg.

clock pulse

data


Data ip



0000 0001 0011 0111 1111 (data-in-reg)


fig waveform for shift left reg.

Waveform is a timing diagram



0	0	0	0
0	0	0	1
0	0	1	1
0	1	1	1
1	1	1	1



Data



1 0 1 0 1 1 0 1

1 1 1 1 1 1

Ring Counter



clock	Flip-Flops			
	T	Q	R	S
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0
9	1	0	0	0






fig (b) State Table of Johnson counter

4 FF.


8 clock pulses

NFF → 2^N clock pulses

repeated now on
↓ Ring counter




complement





Twisted Johnson

8-bit



(Two 8-bit numbers to be added)





Counter


Register which is capable of counting the no of clock pulses arriving @ its i/p.

Count: the no of clock pulses arrived
 On arrival of each clock pulse, the counter is incremented by 1 (or) decremented by 1.

Flip-flop \rightarrow 1-bit $\leftarrow \begin{matrix} 0 \\ 1 \end{matrix}$
 Registers - Collection of FFs
 Counter - which is used for generating counting seq




(1) PT (positive edge triggered n-bit counter)



(2) NT (negative edge triggered n-bit counter)

Logical Symbol of counter (binary counter)

External clock is applied to the clock inp of the counter.






2 types: **Synchronous**

Each FF in the counter is triggered @ the **SAME** time.

Asynchronous
↓
Ripple

Op of each FF is connected to the clock inp of the next higher FF.

n -Flip Flops $\Rightarrow 2^n$ distinct flip states.
3-FF $\Rightarrow 2^3 = 8$ distinct flip states.



NOT @ same time.

Asynchronous Counter

- 1) Output of 1st FF drives the clock for the next FF
- 2) All the FFs are NOT clocked simultaneously
- 3) Logic ckt is very simple even for more no of states
- 4) Speed: low speed (propagation delay)
- 5) COST: is less.

Synchronous Counter

- 1) There is NO connection b/w o/p of 1st FF & the clock i/p of the next FF
- 2) All the FFs are clocked simultaneously.
- 3) Design involves complex logic ckt as no of states increases.
- 4) Speed: high speed.
- 5) cost is: more

Modulus of a counter: Total no of states a counter can indicate.


Eg: mod-6 counter \Rightarrow goes through 0, 1, 2, 3, 4, 5

mod-3 " \Rightarrow 0, 1, 2


n counter \Rightarrow 0, 1, 2 (n-1)

Appln of
Shift reg


mod-10 counter: 0 \rightarrow 1 \rightarrow 2 \rightarrow \rightarrow 9



Binary Asynchronous Counter / Ripple Counter: (3-bit A.C.)




(SIPO) If JK inputs are tied together, then it is T-flip flop.



+VCC = +5V ⇒ logic 1
GND = 0V ⇒ logic 0



Triggered
0-1 ⇒ PT
1-0 ⇒ NT



clock pulse	\bar{Q}_C	\bar{Q}_B	\bar{Q}_A	Q_C	Q_B	Q_A
Initially	1	1	1	0	0	0
1st clock pulse	1	1	0	0	0	1
2nd	1	0	1	0	1	0
3rd	1	0	0	0	1	1
4th	0	1	1	1	0	0
5th	0	1	0	1	0	1
6th	0	0	1	1	1	0
7th	0	0	0	1	1	1
8th	1	1	1	0	0	0



0 0 0
 0 0 1
 0 1 0
 0 1 1
 1 0 0
 1 0 1
 1 1 0
 1 1 1

0
 1
 2
 3
 4
 ⋮
 ⋮
 7

Upcounter

PT - \bar{Q}_A - UC

- Q_A - DC

NT - \bar{Q}_A - DC


- Q_A - UC

Sequence


1 1 1
 1 1 0
 1 0 1
 1 0 0
 0 1 1
 0 1 0
 0 0 1
 0 0 0

7
 6
 ⋮
 ⋮
 0

Down
 Counter




Timing diagram/wave form for 3 bit Ripple Counter



Implement 2-bit Ripple counter for generating
Up counter sequence (0, 1, 2, 3, 0) & draw timing
diagram.


3-bit $\Rightarrow 2^3 \Rightarrow 8 \dots 0 \dots 7$
2-bit $\Rightarrow 2^2 = 4 (0, 1, 2, 3, 0)$




Asynchronous counter:

Decoding gates: used to indicate the counter has reached to a particular state.


Ops of the counter are connected to the AND-gate as i/ps and the ops of the AND gate goes high for particular state.




Op of decoding gate goes high when the counter op are $C=1, B=0, A=0$.



1/11/18, connect corresponding outputs of Decoding gate i/p to indicate the desired state:





Connections for all possible state detection for



Decoding-gate connections

Synchronous Binary Counters: Each FF in the counter is triggered @ the same time.

$V_{CC} = \text{high}$



sequence
3-bit binary count

CP	$\checkmark Q_C$	$\checkmark Q_B$	$\checkmark Q_A$
Initially	0	0	0
1st ↓	0	0	1
2nd ↓	0	1	0
3rd ↓	0	1	1
4th ↓	1	0	0
5th ↓	1	0	1
6th ↓	1	1	0
7th ↓	1	1	1

Design a Synchronous Counter:

1) Determine the no of FF needed.
If $n \rightarrow$ no of FF then

$$2^n \geq \underline{\text{no}} \text{ of states in the counter}$$

$$\begin{array}{l} n \rightarrow \underline{\text{no}} \text{ of FF} \\ N \rightarrow \underline{\text{no}} \text{ of states} \end{array}$$


2) Choose the type of FF to be used

3) Using excitation table for selected FF,
determine the excitation-table for Counter

4) Use K-map (or) any other simplification method to derive FF i/p f's

5) Draw a logic diagram.

Eg: Design a synchronous mod-6 counter using clocked-JK FF.



Step 1: Find the no of FFs
 $2^n \geq N$ $n \rightarrow$ no of bits (FFs)
 $N \rightarrow$ no of states .

Here $N=6$
 $n=3$

$2^n \geq 6$

~~$4 \geq 6$~~

$8 \geq 6$

$n=2$
 $n=3$

Mod-6

\rightarrow 3-bits-3-FFs are reqd


Step -2 : Write -excitable of JK-ff.

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

through JK-stable trans' begins

Step-3: Determine the transition Table .

3-JK-FF are reqd




Present state			Next state			JA	KA	JB	KB	JC	KC
QA	QB	QC	QA ⁺	QB ⁺	QC ⁺						
						1	1	1	1	1	1

Design of a Synchronous Counter:

Design a syn mod-6 counter using JK ff.

Sol: (1) No of ff.

$$\begin{array}{r} 2/6 \\ 2/3-0 \\ 1-1 \end{array}$$



$6_{(10)} = 110_{(2)}$
 (00) \rightarrow 3-bits \Rightarrow 3-ff.

$n \rightarrow$ no of ff
 $N \rightarrow$ no of states = 6
 $\therefore n=3$

$$\begin{array}{l} 2^1 \geq N \\ 2^2 \geq 6 \\ 4 < 6 \\ 2^3 \geq 6 \\ 8 > 6 \end{array}$$

(2) Type of FF : JK

(3) Excitⁿ table of choose FF

Q	Q'	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(4) Excitⁿ table for a counter.

④ Excitation table for mod-6 counter / Transition table of mod-6 counter.

Present state			Next state			Flip-flop inputs					
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	0	1	0	X	0	X	1	X
1	0	0	0	1	0	0	X	1	X	X	1
2	0	1	0	1	1	0	X	X	0	1	X
3	0	1	1	0	0	1	X	X	1	X	1
4	1	0	1	0	1	X	0	0	X	1	X
5	1	0	1	0	0	X	1	0	X	X	1
6	1	1	0	X	X	X	X	X	X	X	X
7	1	1	1	X	X	X	X	X	X	X	X

J_A

$Q_B Q_C$	00	01	11	10
0	0	0	1	0
1	X	X	X	X

$\therefore J_A = Q_B \cdot Q_C$

K_A

$Q_B Q_C$	00	01	11	10
0	X	X	X	X
1	0	1	X	X

$\therefore K_A = Q_C$

J_B

$Q_A Q_C$	00	01	11	10
0	0	1	X	X
1	0	0	X	X

$\therefore J_B = \bar{Q}_A \cdot Q_C$

K_B

$Q_A Q_C$	00	01	11	10
0	X	X	1	0
1	X	X	X	X

$\therefore K_B = Q_C$

J_C

$Q_B Q_C$	00	01	11	10
0	1	X	X	1
1	X	X	X	X

$\therefore J_C = 1$

K_C

$Q_B Q_C$	00	01	11	10
0	X	1	1	X
1	X	1	X	X

$\therefore K_C = 1$



⑤ Use k-map simplify method - FF fns.
 (for each FF i/p's - write k-map)
 (3-i/p's $\Rightarrow Q_A, Q_B, Q_C$)

$$J_A = Q_B \cdot Q_C \quad K_A = Q_C$$

$$J_B = \bar{Q}_A \cdot Q_C \quad K_B = Q_C$$


$$J_C = 1 \quad K_C = 1$$

(i) Draw the logic diagram
(Implementation of Counts) - Synch



Implementation of mod-6 Synchronous Counter

NOTE: To avoid crowding of lines it is better to have a better clarity the ckt diagram can also be represented by using Signal-names.



Simplified representation of above final diagram

Design a Syrc mod 6 Counter using

- 1) SR
- 2) JK
- 3) D
- 4) T

Next state


S	R	Q	Q'
0	0	Q	Q'
0	1	0	1
1	0	1	0
1	1	X	X

D	Q ^t
0	0
1	1

D-flip flop

J	K	Q ^t
0	0	Q
0	1	0
1	0	1
1	1	Q'

T	Q ^t
0	Q
1	Q'




$$D_A = Q_A \bar{Q}_C + Q_B Q_C$$

$$D_B = \bar{Q}_A \cdot \bar{Q}_B Q_C + Q_B \cdot \bar{Q}_C$$

$$D_C = \bar{Q}_C$$


step 4: Implement the counter




Implemented diagram:

Assignment: 1) Design a Mod-5 sync counter using T ff


ken	rest
0 0 0	0 0 0
0 0 1	0 1 0
0 1 0	0 1 1
0 1 1	1 0 0
1 0 0	0 0 0
1 0 1	X Y Y
1 1 0	X Y Y
1 1 1	X Y Y



$2^3 = \text{if } 8 \text{ numbers}$
 $5 = 2^2 + 1$
 $n = 3 \rightarrow \text{ff}$
 $5_{(10)} = 101_{(2)}$



2) Design a mod-9 sync counter using SR ff



$n = 9_{(10)} = 1001_{(2)}$
 4-bits
 $n = 4 \Rightarrow 4 \text{ ff's.}$
 $2^4 = 16$

SR-ff Excit table


Q	Q+	S	R	state
0	0	0	X	trans
0	1	1	0	"diag"
1	0	0	1	
1	1	X	0	

Design a syn decade counter using D-ff

2/10
 2/5-0
 2/2-1
 1-0


$10_{(10)} = 1010_{(2)}$ $\Rightarrow 2^4 = 16 \Rightarrow$ i/p combinations
 4-bit

$\rightarrow 10 : 0 \rightarrow 9 \rightarrow 0$
 mod-10 count



Present state				Next state				D-ff i/p			
Q _A	Q _B	Q _C	Q _D	Q _A ⁺	Q _B ⁺	Q _C ⁺	Q _D ⁺	D _A	D _B	D _C	D _D
0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	1	0	0	0	1	0	0	1	1
0	0	1	0	0	0	1	0	0	0	1	0
0	0	1	1	0	0	0	1	0	0	0	1
0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0	1	0	0	0
1	1	0	0	1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	0	1	1	0	0
1	1	1	0	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	0	1	1	1	0

\Rightarrow D-ff Excite table
 \Rightarrow K-map: $D_A = 1$ $D_B = 1$ $D_C = 1$ D_D
 \Rightarrow logic design





Design a counter with the sequence 0, 2, 3, 7, 6, 4, 0

Soln. ① 6 states are there = $N = 6$

JK $G_{10} = \frac{110}{3\text{-bits}}$

② $n = 3$ bits - 3 ff
 $= 2^3 = 8$ states as if

$2^1 \geq 6$
 $2^2 \geq 6 \Rightarrow 4 < 6$
 $2^3 \geq 6 \Rightarrow 8 \geq 6$



④


Present state	Next state			JK flip-flops					
	Q_A	Q_B	Q_C	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	0	X	0	X	1	X
1	0	0	1	0	X	1	X	X	0
2	0	1	0	X	X	X	X	X	X
3	0	1	1	1	X	1	X	0	X
4	1	0	0	X	X	X	X	X	X
5	1	0	1	X	0	X	1	0	X
6	1	1	0	X	0	X	0	X	X
7	1	1	1	X	0	X	0	X	1

③


Q	Q'	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

⑤ k-map simplification

$J_A = Q_B$ $K_A = \overline{Q_B}$
 $J_B = Q_C$ $K_B = \overline{Q_C}$
 $J_C = \overline{Q_A}$ $K_C = \overline{Q_A}$



⑥ Implement/realize/ckt design.



Assign: Design a counter (Synchronous) for the sequence

7, 3, 5, 1, 6, 0

for the sequence

2/6
2/3 →
1-1

JK

Soln.

K-map.

$J_A = 1$


$K_A = 1$

$J_B = 1 \Rightarrow \bar{Q}_A$

$K_B = 1 \Rightarrow \bar{Q}_A + \bar{Q}_C$

$J_C = 1 \Rightarrow \bar{Q}_B$


$K_C = 1 \Rightarrow \bar{Q}_A \cdot \bar{Q}_B$




$N = 6$

$n = 3 \Rightarrow 110 \Rightarrow 2^3 = 8$ combinations

Present state			Next state			J-K - ff - i/ps.					
Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	1	1	1	○		○		○	
0	0	1	1	1	0	○		○		○	
0	1	0	x	x	x	x	x	x	x	x	x
0	1	1	1	0	1	○		○		○	
1	0	0	x	x	x	x	x	x	x	x	x
1	0	1	0	0	1	○		○		○	
1	1	0	0	0	0	○		○		○	
1	1	1	0	1	1	○		○		○	






NT

4-bit

Clear = Reset

↓
 $2^4 \Rightarrow$ i/p combination = 16



$N=16$

$n=4$

Decoding gates: \Rightarrow D \Rightarrow desired state

LOAD = load with the next state

from 0000 up to the maximum desired count and then clear back to 0000. This is the technique that can be used to construct a counter that has any desired modulus.









Fig. 10.26





$$= \underline{1} \underline{0} \underline{0} \underline{1} = 9_{(10)}$$



Gate to decode count 14 $\begin{matrix} a & b & c & d \\ 1 & 1 & 1 & 0 \end{matrix}$





structural model : AND, OR, NOT, NAND....
 data-flow model : operator ($\&$), ($|$), (ω)
 behavioural model : always (@ pos)

Unit-5 : Moore Model & Mealy model .

In Synch (s) clocked sequential circuits, clocked -FF are used as mem.-element, which change their individual states in synchronism with the periodic clock signal.

∴ The change in states of FF & change in the state of the entire ckt occurs @ the transⁿ of the clock signal.

The states of the op of the FF in the Seq ckt gives the state of the seq ckt

Present state : Status of all state vari, @ some time (t) , before the next clock edge


Next state : the status of all state vari, at some time $(t+1)$

Signify (a) clocked seq ckt represents 2 models.


(1) Moore model: The o/p depends only on the present state of the FF.

(2) Mealy model: The o/p depends on BOTH the present state of the FF & the on the I/ps.


Moore model:




(a) Moore model




(2) Mealy model :



(b) Mealy model




State diagram for Moore model & Mealy model



(a) Moore Model

I/p variables : 0 & 1
 O/p vars : 0 & 1



(b) Mealy model

I/p variables : 0 & 1
 o/p vars : 0 & 1

Notation of state m/c :

a, b, c, d = state

→ ⇒ on i/p 0 & 1

Moore model :

Node ⇒ x/y
 ↓ state
 ↓ o/p




Mealy model :

Node ⇒ state
 arrow ⇒ x/y
 ↓ i/p ↓ o/p

State Table:

Mealy model Mealy
 $X = i/p$ valid


Present state	Next state		Out put = Y	
	$X=0$	$X=1$	$X=0$	$X=1$
a	a	c	0	0
b	b	a	0	0
c	d	c	0	1
d	b	d	0	0



TRANSITION TABLE:

Present state	Next state		out put
	$X=0$	$X=1$	
a	a	c	0
b	b	a	0
c	d	c	1
d	b	d	0


a, b, c, d \Rightarrow STATES



Present state	Next state		Out put	
	$X=0$	$X=1$	$X=0$	$X=1$
	A B	A B		
a	0 0	1 0	0	0
b	0 1	0 0	0	0
c	1 1	1 0	0	1
d	0 1	1 1	0	0

$2^2 = 4$ STATES / p/f o/p's
 How many states = 4
 State of state varies!
 4 possible combinations
 \downarrow
 a, b, c, d


Write a state table & state transition table for the given state transition diagram:



Moore model := (4)

0, 1

Problem Statement




Mealy model := (3)


Unit - 5: contd...

05/01/2021

Model selection: Moore & Mealy model.




Moore model




Mealy model

Problem: Design a sequential - device that receives binary - data - stream @ its i/p, x and signals when a combination '011' arrives @ the i/p by making its o/p Y high, which otherwise remains low. Consider, data is coming from the left.



Soln: i.e., the first bit identified is 1, second 1, third 0 from the i/p sequence : Use Moore model (or) Mealy model.

Moore model:




Node: $s/y \rightarrow o/p$
 \swarrow
 state
 Arrow \rightarrow i/p
 line

Mealy model
 present state + i/p
 Node: state
 Arrow line: i/o


Problem: Design a sequential-circuit that receives binary-data-stream @ its i/p, X and signals when a combination '011' arrives @ the i/p. its Y high, which otherwise remains low

State transition diagram using Moore model:



Moore model = more no of states

states \geq



Mealy model

states = $n\text{-bit} + 1$
 $3\text{-bit} + 1 = 4$ states

3-bits



$Y = 1$ (circled in red) = 011

$Y = 0$ ✓

$Y = 0$

$Y = 0$

$Y = 1$




1 1 1 0 1

0 1 1

State Synthesis table for Moore Model:

Present state		Present I/p	Next state		Output	Flip-flop I/ps			
A	B		A ⁺	B ⁺		J _A	K _A	J _B	K _B
a	0	0	0	0	0				
a	0	1	0	1	0				
b	0	0	0	0	0				
b	0	1	1	0	0				
c	1	0	1	1	0				
c	1	1	1	0	0				
d	1	0	0	0	1				
d	1	1	0	1	1				



State synthesis table for Moore Model:

Present state	Present I/P	Next state	Output	J_A	K_A	J_B	K_B
00	0	00	0	0	X	0	X
00	1	01	0	0	X	1	X
01	0	10	0	1	X	X	1
01	1	11	0	X	0	1	X
10	0	10	0	X	0	0	X
10	1	11	1	X	1	X	1
11	0	01	1	X	1	X	0
11	1	01	1	X	1	X	0

	X	A	B	J_A	K_A	J_B	K_B
0	0	0	0	0	↓	0	↓
1	0	0	1	0	X	1	X
2	0	1	0	1	X	0	0
3	0	1	1	X	1	0	0
4	1	0	0	0	X	X	1
5	1	0	1	0	X	X	1
6	1	1	0	X	0	0	0
7	1	1	1	X	1	0	0

Excitation table JA

JK

KA

X	A	B	KA
0	0	0	0
0	0	1	X
0	1	0	X
0	1	1	X

KB

X	A	B	KB
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0

Design "equations"

∴ draw Kt diagram

$$J_A = X \cdot B$$

$$K_A = B$$

$$J_B = X\bar{A} + \bar{X}A = X \oplus A = J_B$$

$$K_B = \bar{X} + \bar{A}$$

$$Y = A \cdot B$$

JA

A	B	JA
0	0	0
0	1	0
1	0	1
1	1	1

JB

A	B	JB
0	0	0
0	1	X
1	0	X
1	1	0


KB

A	B	KB
0	0	0
0	1	0
1	0	1
1	1	0

$J_A = X \cdot B$ $K_A = B$ $\begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$ $\begin{matrix} 1 & 1 \\ 1 & 1 \end{matrix}$






$J_B = X \bar{A} + \bar{X} A = X \oplus A = J_A$ $\therefore Y = A \cdot B$

$K_B = X + \bar{A}$



Circuit diagram for Moore Model for the guess problem


011 ← left.





$J_A = XB$
 $K_A = \bar{B}$
 $J_B = X$
 $K_B = 1$

$Y_A = A\bar{B}$


Input IP X	Params A	Params B	State J_A	State K_A	State J_B	State K_B	Output Y
0	0	0	0	1	0	1	0
1	0	0	0	1	1	1	0
0	1	1	1	1	1	1	0
1	1	1	1	1	1	1	0
0	0	1	1	1	0	1	1
1	0	1	1	1	0	1	0



Design of Synchronizing circuit → Moore model
 Mealy "





Implementation using Read Only Memory (ROM): o/p of ROM is available immediately



State Synthesis table for Moore

Present state	Present I/P	Next state	Output
00	0	00	0
00	1	01	1
01	0	10	0
01	1	11	0
10	0	00	0
10	1	01	1
11	0	10	0
11	1	11	1

ROM-based implementation of Seq. Decod. more simple!




Mealy Model: $Y = \bar{X} \cdot B_n$

Present if + Present state = Present of $Y = \bar{X} \cdot B_n$


ASM: Algorithmic State M/C

STD using Moore:



110

011 ← Binary seq




For this STDs, let's write ASM


Assignment: Construct STD Diagrams using Moore & Mealy to detect 101 and 010

STD using Mealy

Algorithmic state M/C:




a/0
cond'




ASM for Mealy:

011



a - start
 $X - i/p \Rightarrow$
 $Y - o/p$




x/op


ASM using Mealy

STATE Reduction Technique (Mealy)

STD:



b = e
a = f



Row-Elimination Table

Present state	Next state		Present o/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
√ b	c	d	0	0 ✓
c	⊙ e	⊙ f	0	0
√ d	b	a	0	1
√ e	c	d	0	0 ✓
√ f	b	a	0	1


⊙ - X-sensitive
- X don't

⊙ Original table.


Present state	Next state		Present o/p.	
	x=0	x=1	x=0	x=1
a	a	b	0	0
√ b	c	⊙ d	0	0
√ c	b	⊙ d	0	0 ✓
d	b	a	0	1

b = c

P.S	N.S		P. o/p	
	x=0	x=1	x=0	x=1
⊙ a	a	b	0	0
⊙ b	b	d	0	0
⊙ d	b	a	0	1



State Reduction
Tajgi



Moose ^{S2} S1

P.S	N. x=0	S y=1	P. o/p
a	a	b	0 ✓
√b	c	d	0
c	d	e	1
√d	c	b	0
e	b	c	1

∴ b = d

original table

P.S	N. x=0	S y=1	P. o/p
a	a	b	0 ✓
√b	c	b	0
√c	b	c	1

S2: Apply - reduce - check for redundant rows.


Since b = d, retains b, eliminate d

S2 - Q = 0





Analysis of Asynchronous Seq ckt:

AND gate:



$X = x$ stable state
 $X \neq x$ unstable.

NAND gate:



AND gate with prop delay

x \ A	0	1
0	1	0
1	0	1

- oscillation

A \ x	0	1
0	0	0
1	0	1

horizontally / vertically
 Un - stable