

# Logic Design

## Unit - 1

The basic gates - review of basic logic gates, positive & negative logic, introduction to HDL.

Combinational logic circuits - SOPs method, TT to K-map, pairs, quads & octets, K-map simplification, don't care cond's, POS methods, POS simplification by Quine-McClusky method, Hazards & Hazard covers, HDL implementation models.

Introduction: Digital electronic circuits operate with voltages of 2 logic levels namely logic low & logic high. The range of voltages corresponding to logic low is represented with 0, similarly, that with logic is high is 1.

Logic gate: the basic digital electronic circuit that has one or more inputs & single output. Hence the logic gates are the building blocks of any digital sys.

Classification of logic gates: 3 categories  
— basic, universal & special gates.

Basic gates: AND, OR & NOT gates

AND Universal gates: NAND, NOR

Special gates: EX-OR, EX-NOR

HDL: Hardware Description Language, is used to describe the structure & behaviour of electronic circuits. It is

The basic gates: - NOT, OR, AND

Three logic circuits, the OR, the AND & the inverter (NOT) gates can be used to produce any digital sys.

The Inverter (NOT gate):

Its 7404-TTL



$\text{2-}il/p$

$V_i$	$V_o$
L	H
H	L

$V_i$	$V_o$
0	1
1	0

TTL - transistor-transistor logic


Transistor - Semiconductor device used to amplify electronic signal & electric power

① Switch  
LED - Light Emitting Diode - to indicate a digital signal.

The OR gate: Fig shows the pin-diags


of a 7432, a TTL quad 2-ilp OR gate.

After connecting a supply voltage +5V to pins-14 & a ground pin to pins-7, you can connect one more OR gates to other TTL devi.



② pinout diag


Output (pin-3) is low only when both the inputs are low.



The A

a TTL  
voltage  
connect

Vcc  
14



① pin-

Inverter


Boolean

\* N


\* OR o

\* AND

The AND-gate: Fig. shows a pin-out diagram of 7408, a TTL quad-2 i/p AND gate. After connecting a supply voltage of +5V to pin-14 and ground to pin-7, you can connect one or more of AND gates to other TTL device.




(a) Pin-out diagram



$o/p$  is high when both the i/p's are high.

(b) Timing diag.

Inverter:



• 6 NOT gates

i.e., 6 inverters

Boolean Algebra:

\* NOT operation :  $y = \bar{A}$  ( $y$  equal NOT  $A$ )  
 $y = 0 = 1$   
 $y = 1 = 0$

\* OR operation :  $y = A + B$   
 $y = 1 + 0 = 1$  (where  $A=1$  &  $B=0$ )  
 $y = 0 + 1 = 1$  (i.e.  $A=0$  &  $B=1$ )







\* AND operation :  $y = A \cdot B$

$$y = 1 \cdot 0 = 0$$

$$y = 0 \cdot 1 = 0$$

NOR gate symbol : 7402

\* Univ







Equation  $y = \overline{A+B}$  ( $y$  equals NOT A OR B)

NOR gate

\* Br

NAND gate symbol:



$y = \overline{A \cdot B}$  ( $y$  equals NOT A AND B)

\* De

Universal logic gates - NOR, NAND:

\* Universality of NOR gate

All other logic gates can be obtained from NOR gates

(a)  $y = \overline{A}$  (NOT)

(b)  $y = \overline{A+B}$  (OR)

(c)  $y = A \cdot B$  (AND)

AND -


(a)


c  
D

AN

\* Universality of NAND gate  
 ↳ All other logic gates can be obtained from NAND gates.




(b)   $A \quad B$   $y = A \cdot B (\text{AND})$



### NOR gate:

\* Bubbled OR-gate: fig. shows inverter on the output lines of an AND gate.



~~$A \rightarrow \overline{\text{D}} \rightarrow y'$~~


\* De Morgan's second theorem:

$$\overline{\text{D}} \Leftrightarrow \overline{\overline{\text{D}}}$$


$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

The complement of a product is equal to the sum of the complements.


### AND-OR-NOT gate:



AND-OR circuit




NAND-NAND circuit



NOT circuit

## \* Expandable AND - OR - NOT gate:



The widest AND-OR-NOT gate available in 7400 series is 4-wide. The 2 additional inputs, labeled bubble & arrow allow it for 6  $\otimes$  8-wide circuit.

## Positive & Negative logic

Use of binary 0 for low-voltage & a binary 1 for high voltage is called positive logic.

Use of binary 1 for low & binary 0 for high voltage is called negative logic.

## Don't care condition in logic design

- In some digital systems, certain i/p cond's never occurs during normal oper'; therefore, the corresponding output never appears. Since the o/p never appears, it is indicated by X in the T.F. The X is called a don't-care condition. The designer can assign either 0 or 1 to the o/p, whichever is optimal & produces a simple logic circuit. Thus don't care cond's provide flexibility.

Eg: Odd-parity bit generator for (Binary Coded Decimal) BCD (0-9).

w	x	y	z	parity bit
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

$$p(w, x, y, z) = \sum m(0, 3, 5, 6, 9) + \\ d_c(10, 11, 12, 13, 14, 15)$$

p(w, x, y, z)


Realizat

XOR

The normal odd bit parity generator is,

$$\begin{aligned}
 p(w, x, y, z) &= \sum_{m=0,3,5,6,9,10,12,15} \\
 &= \bar{w}\bar{x}\bar{y}\bar{z} + \bar{w}\bar{x}yz + \bar{w}x\bar{y}z + w\bar{x}\bar{y}z + \\
 &\quad \bar{w}xy\bar{z} + w\bar{x}y\bar{z} + w\bar{x}\bar{y}\bar{z} + wxy\bar{z} \\
 &= \bar{w}\bar{x}(\bar{y}\bar{z} + yz) + \bar{w}x(\bar{y}\bar{z} + y\bar{z}) + \\
 &\quad w\bar{x}(\bar{y}\bar{z} + y\bar{z}) + w\bar{x}(\bar{y}\bar{z} + yz) \\
 &= \bar{w}\bar{x}(\overline{y \oplus z}) + \bar{w}x(y \oplus z) + \\
 &\quad w\bar{x}(y \oplus z) + w\bar{x}(\overline{y \oplus z}) \\
 &= (\overline{y \oplus z})(\bar{w}\bar{x} + w\bar{x}) + y \oplus z(\bar{w}\bar{x} + w\bar{x}) \\
 &= (\overline{y \oplus z})(\overline{w \oplus x}) + y \oplus z(w \oplus x) \\
 &\Rightarrow (\overline{w \oplus x})(y \oplus z) + (\overline{w \oplus x})(\overline{y \oplus z}) \quad \begin{array}{l} \text{A} \bar{B} + AB \\ \Downarrow \\ A \oplus B \end{array} \\
 &= \overline{(w \oplus x) \oplus (y \oplus z)} \\
 &= \overline{w \oplus x} \oplus (y \oplus z) \\
 \boxed{p(w, x, y, z) = (\bar{w} \oplus x) \oplus (y \oplus z)}
 \end{aligned}$$

Realization of odd-bit parity generator using only XOR gates



Using k-map for single-1:

AB	CD	00	01	11	10
00		0	0	0	0
01		0	0	0	0
11		X	X	X	X
10		0	1	X	X



Without don't care cond,

$$f = A \bar{B} \bar{C} D \rightarrow \langle i \rangle$$

Now with don't care cond,

$$f = AD \rightarrow \langle ii \rangle$$

Realizing of  $\langle i \rangle$  &  $\langle ii \rangle$ :



Product-of-Sum method: pos

- Given a TT, you identify the fundamental sum needed for a logic design.
- Then by ANDing these sums, you get the pos eqn corresponding to the TT.
- With SOP, the fundamental sum produces an op '0' for the corresponding i/p cond.

A	B	C	y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

locate each op '0'  
in the TT &  
write down its  
fundamental sum.

Conversion  
→ We  
convert  
convert  
→ In  
terms  
→ In  
final  
→ Thus  
in  
form

pos

→ Conv  
Is,  
circuit  
→ Compl  
SOP  
This

→ Conv  
dual  
to n  
devel  
→ Compar  
ck

## Conversion b/w SOP and POS:

- We have seen that SOP represent<sup>n</sup> is obtained by considering "ones" in the TT while POS comes considering "zeroes".
- In SOP, each ~~exp~~ one @ output gives one AND term which is finally ORed.
- In POS, each zero gives one OR term which is finally ANDed.
- Thus SOP and POS occupy complementary locat<sup>n</sup>s in a TT and one represent<sup>n</sup> can be obtained from the other by
  - ↳ identifying complementary bc's
  - ↳ changing min-term to max-term (or) reverse by finally
  - ↳ changing summation by product (or) reverse.

## POS Simplificat<sup>n</sup>

- Convert the TT into k-map. After grouping the 1s, write the SOP equat<sup>n</sup> & draw the NAND-NAND circuit. This is the SOP for  $y$ .
- Complement the k-map. Group the 1s, write the SOP equat<sup>n</sup>, & draw the NAND-NAND circuit for  $\bar{y}$ . This is the complementary NAND-NAND circuit.
- Convert the complementary NAND-NAND circuit to a dual NOR-NOR circuit by changing all NAND gates to NOR gates & complementing all signals. What remains is the POS sol<sup>n</sup> for  $y$ .
- Compare the NAND-NAND ckt<sup>s</sup> with the NOR-NOR ckt<sup>s</sup> (step-3). One can use whichever ckt you prefer.

## Simplification by Quine - McCluskey Method

### Algorithm:

- 1) List all minterms in the binary form.
- 2) Arrange the minterms according to number of 1's.
- 3) Compare each binary no. with every term in the adjacent next higher category and if they differ only by one position, put a check mark & copy the term in the next column with '-' in the position that they differed.
- 4) Apply the same process described in step-3 for the resultant column & continue these cycles until a single pass through cycle yields no further elimination of literals.
- 5) List all the prime-implicants.
- 6) Select the minimum no. of prime implicants which must cover all the minterms.

Eg: 1) Simplify the foll Boolean fns by using Quine McClusky method.  $f(A, B, C, D) = \sum(0, 2, 3, 6, 7, 8, 10, 12, 13)$

Soln. Part

Step-1: List all minterms in binary form as column (a)

Step 2: Arrange all minterms according to no. of 1's, as in col.(b)

minterm	Bin-represent	minterm	binary represent
$m_0$	0 0 0 0	$m_0$	0 0 0 0 ✓
$m_2$	0 0 1 0	$m_2$	0 0 1 0 ✓
$m_3$	0 0 1 1	$m_8$	1 0 0 0 ✓
$m_6$	0 1 1 0	$m_3$	0 0 1 1 ✓
$m_7$	0 1 1 1	$m_6$	0 1 1 0 ✓
$m_8$	1 0 0 0	$m_{10}$	1 0 1 0 ✓
$m_{10}$	1 0 1 0	$m_{12}$	1 1 0 0 ✓
$m_{12}$	1 1 0 0	$m_7$	0 1 1 1 ✓
$m_{13}$	1 1 0 1	$m_{13}$	1 1 0 1 ✓

col-(a)

col-(b)

Step-3. Compare each binary no with every tensor in the adjacent next higher category and if they differs only by one position, put a check mark and copy the tensor in the next column with '-' in the position that they differed.

Step-4: Apply the same process as in Step-3 for the resultant columns & continue these cycles until no change of literal occurs.

min-term	Bin-repres'	
0, 2	0 0 - 0	✓
0, 8	- 0 0 0	✓
2, 3	0 0 1 -	✓
2, 6	0 - 1 0	✓
2, 10	- 0 1 0	✓
8, 10	1 0 - 0	✓
8, 12	1 - 0 0	
3, 7	0 - 1 1	✓
6, 7	0 1 1 -	✓
12, 13	1 1 0 -	

col-(C)

min-term	bin-represent'
0, 2, 8, 10	- 0 - 0
2, 3, 6, 7	0 - 1 -

col-(d)

Step-5: List the prime implicants

Prime Implicants	Bin-represent'
$A\bar{C}\bar{D}$	8, 12
$ABC$	12, 13
$\bar{B}\bar{D}$	0, 2, 8, 10
$\bar{A}C$	2, 3, 6, 7
	1 - 0 0
	1 1 0 -
	- 0 - 0
	0 - 1 -

Step-6: Select the min-no of minimum prime-implicants which must cover all the min-terms.

Prime Implicants	$m_0$ (col-1)	$m_2$ (col-2)	$m_3$ (col-3)	$m_6$ (col-4)	$m_7$ (col-5)	$m_8$ (col-6)	$m_{10}$ (col-7)	$m_{12}$ (col-8)	$m_{13}$ (col-9)
$A\bar{C}\bar{D}$ (8, 12)									
$ABC$ (12, 13) ✓								○	○
$\bar{B}\bar{D}$ (0, 2, 8, 10) ✓	○	○				○	○		
$\bar{A}C$ (2, 3, 6, 7) ✓	○	○	○	○	○				

Search for single dot columns & select the prime implicants corresponding to that dot by putting the check mark in front of it. Search for multi-dot columns one-by-one. If the corresponding min-term is already included in the final express', ignore the min-term & go to next-dot column.

$$\therefore \bar{A}\bar{C}\bar{D} + \bar{B}\bar{D} + \bar{A}C$$

in the  
differs  
d copy  
he folding

reinforced  
tissue

carries

units
0
-
0
-

which

007,3
(col-9)
①

is corresponds  
Search  
mister  
terms &


Data - Processing Block Circuits

- Logic ckt's that process binary data

Eg:- MUX, De-Mux, 1-to-16 decoder, BCD to decimal decoders, Seven segment decoders, encoders, EX-OR gates, parity checkers/generators, magnitude comparators, read-only memories, PLAs & PALs.

Multiplexers :- data selector

- means many into one.
- is a ckt with many i/p's but only 1 o/p. By applying control signals, we can steer any i/p to the o/p. Thus it is also called a data selector. Eg. control i/p's are termed as select i/p's.

General idea:

Logic

The ckt has  $n$  - i/p signals  
 $m$  - control signal  
 & 1 - o/p signal


Note:  $m$ -control signals can select at most  $2^m$  i/p signals that  $n \leq 2^m$ .

i.e.,  $\boxed{2^n \text{-to } 1 \text{ MUX}}$


In other  
 which  
 & al  
 @ lo  
 D

Ckt diagram: 4-to-1 MUX

F<sup>n</sup> Table /MTR:



A	B	y
0	0	D <sub>0</sub>
0	1	D <sub>1</sub>
1	0	D <sub>2</sub>
1	1	D <sub>3</sub>



Logic eqn<sup>n</sup> of the above ckt:

$$y = \bar{A}\bar{B} \cdot D_0 + \bar{A} \cdot B \cdot D_1 + A\bar{B} \cdot D_2 + AB \cdot D_3$$

If  $A=0$  and  $B=0$

$$= \bar{0}\bar{0} \cdot D_0 + \bar{0} \cdot 0 \cdot D_1 + 0\bar{0} \cdot D_2 + 0 \cdot 0 \cdot D_3$$

$$= 1 \cdot 1 \cdot D_0 + 1 \cdot 0 \cdot D_1 + 0 \cdot 1 \cdot D_2 + 0 \cdot 0 \cdot D_3$$

$$= 1 \cdot D_0 + 0 + 0 + 0$$

$$\boxed{y = D_0}$$

In other words, for  $AB=00$ , the first AND gate to which  $D_0$  is connected remains active & equal to  $D_0$  & all other AND gates are in-active with o/p held @ logic 0. Thus, mux o/p if '0' is same as  $D_0$ . If  $D_0=0$  then  $y=0$  and if  $D_0=1$ ,  $y=1$ .

111<sup>by</sup>, for  $AB=01$ , 2<sup>nd</sup> AND gate will be active & all other AND gates remain inactive. Thus o/p  $y=D_1$ . Following same procedure we can complete the TT.

A low -  
if equal

On the  
& forces  
the val

If we want 5:1 MUX, then how many select lines are reqd.?

- There is no 5<sup>th</sup> combin<sup>n</sup> possible with 2-select lines & hence we need a 3<sup>rd</sup> select i/p.
- With 3, i/p, we can select up-to  $2^3 = 8$  data i/pr.
- Commercial MUX ICs come in integer power of 2,  
eg: 2:1, 4:1, 8:1, 16:1 MUX.

Strobe / Enable	L							
	L							
	L							
	.							
	L							
	H							

### 16-to-1 MUX:

The i/p bits are labelled  $D_0$  to  $D_{15}$ . Only one of these is transmitted to o/p, which one depends on the value of control i/p ABCD.

Eg: When  $ABCD = 0000$ , the upper AND gate is enabled while all other AND gates are disabled. Therefore, data bit  $D_0$  is transmitted to the o/p giving  $y=D_0$ . Similarly  $y=D_{15}$ , when  $ABCD = 1111$ .

Bubbles

The 74150: is a 16-to-1 TTL MUX.

Pins - 1-to 18 and 26-23 - are data lines

Pins - 11, 13, 14, 15 are control lines - ABCD.


Pin - 10 is the o/p.

A low-strobe enables the multiplexer (E), so that if  $y$  equals the complement of the i/p-data bit:  
i.e.,  $y = \overline{D_0}$  where  $D_0$  = decimal equivalent of  $ABCD$ .

On the other hand, a high strobe disables the MUX & forces the o/p to into the high state. With a high strobe, the value of  $ABCD$  does NOT matter.

Strobe/ Enable	A	B	C	D	Y
L	L	L	L	L	$\overline{D_0}$
L	L	L	L	H	$\overline{D_1}$
L	L	L	H	L	$\overline{D_2}$
:	:	:	:	:	:
:	:	:	:	:	:
:	:	:	:	:	:
L	H	H	H	H	$\overline{D_{15}}$
H	X	X	X	X	H

74150 Truth Table



Bubbles on Signal line:

$y \Rightarrow$  is the o/p that is the complement of the selected data-bit.

$y \Rightarrow$  bubble on i/p pin, means the signal is active low.

## Universal logic ckt:

\* MUX is sometimes called as universal logic ckt because 2<sup>n</sup>-to-1 MUX can be used as design soln for any n-vari TT.

\* Eg: TT can be realized using 8-to-1 MUX.  
 $f(A, B, C, D)$

Let's consider A, B & C vari → to be fed as Select line.  
 fourth vari → D → has to be present as a data line.

Eg ①  $f(w, x, y, z) = \sum m(0, 1, 5, 6, 7, 9, 12, 15)$

↓  
 Write this in the form of TT

(or) K-map.

	wx	yz	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>
00	00	00	1	1	0	0	0	0
00	01	01	1	1	0	0	0	0
01	11	00	0	0	1	1	0	0
01	10	01	0	0	1	1	0	0
11	00	11	0	0	1	1	0	0
11	01	10	0	0	1	1	0	0
10	11	00	0	0	1	1	0	0
10	10	01	0	0	1	1	0	0

Submaps:

w=0	x=0	y=0	I <sub>0</sub>	I <sub>1</sub>
0	0	0	1	1

w=0	x=0	y=1	I <sub>1</sub>	I <sub>2</sub>
0	0	1	0	0

w=0	x=1	y=0	I <sub>2</sub>	I <sub>3</sub>
0	1	0	0	1

w=0	x=1	y=1	I <sub>3</sub>	I <sub>4</sub>
0	1	1	1	0

w=1	x=0	y=0	I <sub>4</sub>	I <sub>5</sub>
1	0	0	1	1

w=1	x=0	y=1	I <sub>5</sub>	I <sub>6</sub>
1	0	1	0	1

w=1	x=1	y=0	I <sub>6</sub>	I <sub>7</sub>
1	1	0	1	0

w=1	x=1	y=1	I <sub>7</sub>	I <sub>8</sub>
1	1	1	1	0

②  
Realiz<sup>n</sup>

I<sub>0</sub> Sub

I<sub>1</sub> Sub

I<sub>2</sub> Sub

gic ckt  
cols for

$$I_0 = \bar{y} + z = 0 + 1 = 1$$

$$I_1 = 0$$

$$I_2 = y$$

$$I_3 = y + \bar{z} = 1$$

$$I_4 = z$$

$$I_5 = 0$$

$$I_6 = \bar{y}$$


$$I_7 = z$$

$$E = 1$$

Select line  
data  
line.

15)

TJ






②

Realizing of 4-var boolean f. using 4-to-1 mux

$$f(w, x, y, z) = \sum m(0, 1, 5, 6, 7, 9, 13, 14)$$

	00	01	11	10	
00	1	1	0	0	$I_0$
01	0	1	1	1	$I_1$
11	0	1	0	1	$I_2$
10	0	1	0	0	$I_3$

$wx$  — select lines  
 $yz$  — data lines




$I_3$  sub-map:

w=7	00	01	11	10
x=1	0	1	0	1

$$= \bar{y}z + y\bar{z}$$


$$I_3 = y \oplus z$$

Realized diagram




Second

Realization of 3 vari boolean f, using 4-to-1 MUX



→ 4-bit  
nibbles





→ Input  
B<sub>3</sub>, B<sub>2</sub>  
det

Eg: First method:

$$f(x, y, z) = \sum m(0, 2, 3, 5)$$

	00	01	11	10
0	1 0	1 1	1 1	
1	0 1	0 0	0 0	0



→ When

$I_2$ -map  $y=0$

0	0	1	1
	0	1	1

 $= z$


$I_3$ -map,  $y=1$

0	1	0	0
	0	1	0



 $= 0$

→ i.e.,  
to th

$$I_0 = \bar{y} \quad I_1 = 1 \quad I_2 = y \quad I_3 = 0$$




Second method:




### Nibble MUX:

- I MUX
  - select lines
  - data line
  - cf lines
  - line
- In computing (8) digital, nibble means combination of 4-bit. E.g. 0010 (or) 0001 etc.
- Sometimes, we want to select one of 2 ifp nibbles. So use a nibble - MUX.
- Input on left is  $A_3, A_2, A_1, A_0$  & on right is  $B_3, B_2, B_1, B_0$ . The control signal labeled SELECT det which i/p-nibble is transmitted to the op. on LEFT
- When  $\text{SELECT} = 0$ , 4-NAND gates are activated.  
i.e.,  $y_3 \cdot y_2 \cdot y_1 \cdot y_0 = A_3 \cdot A_2 \cdot A_1 \cdot A_0$
- When  $\text{SELECT} = 1$ , 4-NAND gates on RIGHT are activated.  
i.e.,  $y_3 \cdot y_2 \cdot y_1 \cdot y_0 = B_3 \cdot B_2 \cdot B_1 \cdot B_0$

- i.e., when  $\text{SELECT} = 0$ , left nibble is steered to the op, else right nibble is steered when it is high.



Pin-diagram: 74157





② De

### Worked Examples

1) Show how 4:1 MUX can be obtained using only 2:1 MUX

Sol<sup>n</sup>:



Logic eq<sup>n</sup> for 2:1 MUX :  $y = \bar{A} \cdot D_0 + A \cdot D_1 \rightarrow ①$

Logic eq<sup>n</sup> for 4:1 MUX :  $y = \bar{A} \cdot \bar{B} \cdot D_0 + \bar{A} \cdot B \cdot D_1 + A \cdot \bar{B} \cdot D_2 + A \cdot B \cdot D_3$

Sol<sup>n</sup>:

⇒ 4 co  
chos

⇒ 2-to  
of the  
MUX  
what


5<sup>th</sup>

The logic eq<sup>n</sup> of 4:1 MUX can be re-written as

$$y = \bar{A}(\bar{B}D_0 + BD_1) + A(\bar{B}D_2 + BD_3) \rightarrow ②$$

Compare eq<sup>n</sup> ① & ②,

We need two 2:1 MUX to realize the two bracketed terms where B serves as select i/p. The o/p of these 2 MUXs can be sent to a 3rd MUX as data i/p's where A serves as select i/p & we get 4:1 MUX.





② Design a 32-to-1 MUX using two 16:1 MUX & one 2-to-1 MUX.

Sol<sup>n</sup>: A 32-to-1 MUX requires  $\log_2 32 = 5$  select lines say,

ABCDE.

$\Rightarrow$  4 select lines BCDE  
choose 16-to-1 MUX o/p's.

$\Rightarrow$  2-to-1 MUX chooses one  
of the o/p of 2 16-to-1  
MUX depending on  
what appears in the  
5th select line - A



$\rightarrow ①$


$B \cdot D_1 +$

$B \cdot D_3$


→ If  
if  
i.e.  
All

## Demultiplexers :

- Demultiplexer means one into many.
- A demultiplexer is a logic circuit with one i/p & many o/p's.
- By applying control signals, we can steer the i/p signal to one of the o/p lines.



(a) Block diag.



(b) Logic ckt  
 $1:2 \Rightarrow \bar{A}D + AD$   
of 1-to-2 MUX

First consider adders available? TTL/

1-to-16 MUX: 74154 - is a 1-to-16 DeMUX

- The ckt has 1 i/p signal
- m-control (b) select signals
- n-o/p signals,
- where  $n \leq 2^m$


→ The i/p bit is labeled - D  
This data bit (D) is transmitted to the data-bit of the o/p lines. This o/p depends on the value of ABCD, the control i/p.

→ When  $ABCD = 0000$ , The upper AND gate is enabled while all other AND gates are disabled.  
∴ D is transmitted to y<sub>0</sub> o/p giving  $y_0 = D$ .

list of

→ If D is low,  $y_0$  is low  
 if D is high,  $y_0$  is high.  
 i.e., the value of  $y_0$  depends on the value of D.  
 All other ops are in the low-state.

→ If the control-nibble is changed to ABCD = 1111,  
 all gates are disabled except bottom AND gate,  
 & resulting  $y_{15}$  o/p, i.e.,  $y_{15} = D$ .



1 to 16 decoder

List of commercially available DeMux ICs :

IC NO :	DEMUX Type	Decodes Type
74154	1-to-16	4-to-16
74138	1-to-8	3-to-8
74155	1-to-4	2-to 4

The 74154 : is a 1-to-16 deMux.

Pin / la

Pin 18 - i/p data D + active low ✓

From 20 to 23 - control bits ABCD


From 1 to 11 and 13 to 17 - off lines.

Pin 19 - STROBE - active-low i/p. ✓

Pin-24 & Pin 12 - Vcc & ground sep.

Truth Table of 1 to 6 DeMux: When the strobe is low, the control-i/p det. which o/p lines are low, similarly with high state.

# Pin / logic diagram of 74154 - deMux



Worked Example: Show how two 1-to-16 MUX can be connected to get 1-to-32 deMUX.

Sol<sup>n</sup>: 1-to-32 deMUX has 5 select values A B C D E.

Four of them BCDE — fed to two 1-to-16 deMUX.

Fifth A — used to select one of these two deMUX through strobe-i/p.

If A = 0, the top 74154 is chosen.

If BCDE direct data to one of the 15 o/p's of the IC.



If A = 1, the top 74154 is chosen,

& depending on the value of BCDE, the data is directed to one of the 15 o/p's of the IC.

1 to 32 MUX:

from

1 to 16 MUX



## 1 of 16 decoder : 74154 - with NO data i/p

- \* A decoder is similar to deMUX, with one except there is **(NO)** data input.
- \* Inputs are the control bits - ABCD

Logic Diagram: is same as DeMUX except D-line.

\* The logic ckt is called 1 of 16 decoder because only 1 of the 16 o/p lines is high.

\* Binary to Decimal decoder: ✓


ABCD - possibilities from 0000 to 1111.

The subscript of the high o/p always equal to the decimal equivalent of ABCD. For this reason, the ckt is sometimes called a binary-to-decimal decoder.

4-line to 16-line decoder: ✓ Since it has 4-i/p lines & 16-o/p lines.

Decoder - demultiplexer: 74154 is called a decoder-deMUX, because it can be used either.

To use 74154 as decoder, just ground the i/p DATA & STROBE. Then, the selected o/p line is in low-state.



Using 74154 - DeMUX as Decoder

Worked

① Rea

se with

f<sub>1</sub>

f<sub>2</sub>

f<sub>3</sub>

Soln:

BCD

- The

no.

eg.

### Worked Example:


① Realize the foll Boolean fn using 3-to-8 Decoder & multi-input OR gates.

$$f_1(A, B, C) = \sum m(0, 4, 6)$$

$$f_2(A, B, C) = \sum m(0, 5)$$

$$f_3(A, B, C) = \sum m(1, 2, 3, 7)$$

Soln: Since @ the decoder o/p, we'll get all the minterms, we use them as shown to get reqd boolean fns.



### BCD - to - Decimal Decoder:

BCD - binary coded decimal.

- The BCD code expresses each digit in a decimal no. by its nibble equivalent.

e.g., The decimal (429) is changed to BCD as

(4) 0100      (2) 0010      (9) 1001

∴ BCD code 0100 0010 1001 is equivalent to  $429_{(10)}$ .

The 74

⇒ Convert the decimal ~~no~~ 8963 to its BCD form.

8      9      6      3  
↓      ↓      ↓      ↓  
1000    1001    0110    0011

⇒ Converting to decimal from ~~BCD~~ BCD.

0101    0111    1000  
↓          ↓          ↓  
5          7          8

Note :

⇒ BCD digits are from 0000 to 1001 (0 through 9). High decimal being coded is 9. All combination above this (1010 to 1111) can NOT exist in BCD code form.

(7445)

BCD-to decimal decoder : 1 of 10-decoder

Only 1 of the 10 o/p lines is high.




fig:

(1) of (10) decoder

decimal
NO
0
1
2
3
4
5
6
7
8
9


These combinations forces o/p lines to HIGH state

429<sub>(10)</sub>

The 7445: Pin-16 - to Vcc  
Pin-8 - ground

Prm 12 to 15 - BCD i/p's ABCD

Prns 1 to 7  
and  
q to L<sub>1</sub>} - BCD o/p's.  
 $y_0$  to  $y_q$ .



Note: An invalid BCD i/p (1000 to 111) forces all o/p lines into the high state.

J445 Truth Table : BCD to decimal decoder

## SEVEN-Segment Decoder:

The 7446 TTL - a 7-segment decoder driver

- In most practical apps, 7-segment displays are used to give visual indication of op states of digital ICs such as decade counters, latches etc.
- These ops are usually in 4-bit BCD form, & are thus NOT suitable for directly driving 7-segment displays. The special BCD-to-7-segment decoder/driver ICs are used to convert the BCD signal into form suitable for driving these displays.

Digit	Segments activated	Display	a f   g   b e   c   d
0	a,b,c,d,e,f	□	f   g   b e   c   d
1	b,c		(a)
4	b,c,f,g		
8	a,b,c,d,e,f,g		
9	a,b,c,d,f,g		

fig (b)

fig (a) & (b) Seven segment indicator



① 744

→ Logi

7446

input

output

for in

BCD

the

of 74


LEDs

As a

appear

# The 7446 & the 7448

- Two types of decoder drivers, corresponding to the common-anode & common-cathode indicators.
- Each driver has 4 i/p pins (the BCD i/p) and 7 o/p pins (the a through f segments).




(a) 7446 - decoder driver

⇒ Logic chips inside the 7446 convert the BCD input to the required output.

For instance, if the BCD i/p is 0111, the internal logic of 7446 will force LEDs a, b, c to conduct.

As a result, dig-7 will appear on 7-segment indicator



(b) 7448 - decoder driver

⇒ same with this as well.

⇒ 7446 requires external current-limiting resistors



⇒ 7448 - ~~seg~~ has its own current-limiting resistors on chip.

⇒ switch-symbol is used to illustrate the operation of 7446 and 7448 in fig (a) & (b).

## Encoders:

- An encoder is a digital circuit that performs the inverse operation of a decoder.
- An encoder converts an active i/p signal into a coded o/p signal.

General idea:



⇒ An encoder has  $2^n$  (or fewer) i/p lines & n o/p lines. In encoder, the o/p lines generate the binary code corresponding to the i/p value.

Decimal to BCD Encoder: 74157 TTL.

→ 10 - i/p lines → The switches are push-button  
4 - o/p lines switches like those of pocket calcul.

→ When button-3 is pressed, C and D-OR gates have i/p's, therefore the o/p is


$$ABCD = 0011$$

→ For button 5,  $ABCD = 0101$

→ For switch 9,  $ABCD = 1001$


→ Decimal i/p  $x_1$  to  $x_9$  are connected to pins 1 to 5 and 10 to 13.

→ BCD o/p's A, B, C, D are



	Decimal value
	0
	1
	2
	3
	4
	5
	6
	7
	8
	9

Logic di




- Pin 16 - Vcc and pin 8 is grounded.  
 → Pin 15 - NC - No connection - the pin is NOT used.

74157 Truth table : Active-low inputs  
 active-low outputs

Decimal value	Inputs									Outputs			
	$x_1$	$x_2$	$x_3$	$x_4$	$x_5$	$x_6$	$x_7$	$x_8$	$x_9$	A <sub>8</sub>	B <sub>7</sub>	C <sub>4</sub>	D <sub>1</sub>
0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0												0
2		0										0	
3			0									0	0
4				0								0	
5					0							0	0
6						0						0	0
7							0					0	0
8								0			0		
9									0	0	0		0

Logic diagram of Decimal to BCD encoder :



Incidentally, the 74157 is called a "priority encoder", because it gives priority to the higher-order input. From the TT, if all the i/p from 0, through 9 are low, the highest of these  $x_9$ , is encoded to get o/p 0110/LHHL. In other words,  $x_9$  has priority over all

$\Rightarrow$  when  $x_9$  is high,  $x_8$  is in next line of priority  
 $\&$  gets encoded if it is low.


$\Rightarrow$  Working the way through JT, we can see that  
the highest active-low from  $x_9$  to  $x_6$  has priority  
 $\&$  will control the encoding.

### Exclusive - OR gates:


$\rightarrow$  X-OR gate has high o/p only when odd no of  
ilps is high.

$\rightarrow$  Fig. shows how to build an X-OR gate. The upper AND  
gate forms the product  $\bar{A}B$ , while the lower one  
produces  $A\bar{B}$ .  $\therefore$  The o/p of OR gate is

$$y = \bar{A}B + A\bar{B}$$



exclusive - OR gate



logic symbol of OR-gat

TT	A	B	y
0	0	0	0
1	0	1	1
2 ilps	1	0	1
X-OR gate	1	1	0

$\Rightarrow$  The o/p is high when A (or)  
B is high, but not when both  
are high (as) both are low. This  
is why the ckt is known as  
Ex-OR gate.

$\Rightarrow$  In other words, the ilps must be different to get  
high (logic 1) output.

minority

that priority

and no of

upper AND  
one


-y

! of OR-gat


A (or)  
hen both  
on. This  
written as

to get

Four Inputs:



(a)



(b)

Four i/p's X-OR gate

Tenth Table: When ABCD i/p's has an odd no of 1s, O/p=1.

Comment	A	B	C	D	y
Even	0	0	0	0	0
Odd	0	0	0	1	1
odd	0	0	1	0	1
Even	0	0	1	1	0
Odd	0	1	0	0	1
Even	0	1	0	1	0
Even	0	1	1	0	0
Odd	0	1	1	1	1
odd	1	0	0	0	1
Even	1	0	0	1	0
Even	1	0	1	0	0
Odd	1	0	1	1	1
Even	1	1	0	0	0
Odd	1	1	0	1	1
Odd	1	1	1	0	1
Even	1	1	1	1	0


First ABCD entry to product an o/p 1 is 0001; it has odd no of 1s. The next ABCD entry to product an o/p 1 is 0010; again an odd no of 1s. An o/p-1 also occurs for these ABCD i/p 0100, 1000, 1011, 1101, and 1110, each having an odd no of 1s.

Any no of i/p's: Using 2-i/p's X-OR gates as building

blocks, you can produce X-OR gates with any no



(a)



(b)

# Parity Generators and checkers:

Soln:

- A parity-bit is used for the purpose of detecting errors during transm<sup>n</sup> of binary inform<sup>n</sup>. It is an extra-bit included with a binary message to make the no. of 1s either odd or even.
- The message, including the parity bit is transmitted & then checked at the receiving end for errors. An error is detected if the checked parity does NOT correspond with the one transmitted.
- Parity generator: Circuit that generates the parity bit in the transmitter.
- Parity checker: Circuit that checks the parity bit in the receiver.
- Even parity: n-bit trans has an even no. of 1s.  
eg: 110011 ⇒ has even parity  
∴ contains 4-1s.
- Odd parity: n-bit input has an odd no. of 1s.  
eg: 110001 ⇒ has odd parity.  
∴ contains three -1s.
- Two examples: 1111 0000 1111 0011 ⇒ Even parity  
1111 0000 1111 0111 ⇒ Odd parity
- Table shows the 3-bit message with even parity and odd parity.

Problems:

- Design an even-parity generator with 3-message bits.



$$\begin{aligned}
 PG &= \\
 &= \\
 &= \\
 PG &=
 \end{aligned}$$

Ques:

3-bit message			Odd parity bit	Error parity bit
A	B	C		
0	0	0	1	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1


← parity generator table for even and odd parity

⇒ Design an even-parity generator with 3 message bits.

		00	01	11	10
		0	1	0	1
A	B	0	(1)	0	(1)
		1	(1)	0	(1)

$$\begin{aligned}
 PG &= \bar{A} \bar{B} C + \bar{A} B \bar{C} + A \bar{B} \bar{C} + ABC \\
 &= \bar{A} (\bar{B} C + B \bar{C}) + A (\bar{B} \bar{C} + B C) \\
 &= \bar{A} (B \oplus C) + A (\overline{B \oplus C})
 \end{aligned}$$

$$PG = \bar{A} \oplus (B \oplus C)$$



f detecting  
It is  
age to

in  
g and  
ecked  
ne

parity

bit

no of 1s.  
parity  
4 - 1s.

of 1s.


-1s.  
Even parity  
odd parity  
try

age bits

## Magnitude Comparators:

Def<sup>n</sup>: A comparator is a special combinational circuit designed primarily to compare the relative magnitude of 2-binary nos.

Block diag<sup>n</sup>:



It receives two  $n$ -bit nos  $A$  and  $B$  as inputs and the outputs are  $A > B$ ,  $A = B$  and  $A < B$ . Depending upon the relative magnitude of the 2 nos, one of the o/p's will be high.

①  $\Rightarrow$  Design 1-bit comparator using basic gates.

Sol<sup>n</sup>: Consider two 1-bit no A and B.

Inputs		Outputs		
A	B	$Y_{A > B}$	$Y_{A = B}$	$Y_{A < B}$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$\underline{Y_{A > B}} \therefore k\text{-map}$$

A	B	0	1
0	0	0	0
1	1	1	0

$$\underline{Y_{A > B} = A \bar{B}}$$

$Y_{A = B}$  - K-map:

A	B	0	1
0	0	1	0
1	0	0	1


$$\underline{Y_{(A=B)}} = \bar{A}\bar{B} + A\bar{B} = \bar{A} \oplus B$$

$$\underline{Y_{(A=B)}} = A \odot B$$

$Y_{A < B}$  - K-map:

A	B	0	1
0	0	0	1
1	0	0	0

$$\underline{Y_{(A < B)}} = \bar{A}B$$



Logic-diag<sup>n</sup>.

② Design 2-bit comparator using gates.

Sol:

Inputs		Outputs				
$A_1$	$A_0$	$B_1$	$B_0$	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

K-map Simplificn:

i)  $A > B$

$A_1 A_0$	00	01	11	10
$B_1 B_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$$\therefore A > B = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

(ii)  $A < B$

$B_1 B_0$	00	01	11	10
$A_1 A_0$	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$\therefore (A < B) = \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_1 B_1 + \bar{A}_0 B_1 B_0$$

ii)  $A = B$

$A_1 A_0$	00	01	11	10
$B_1 B_0$	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

$$\therefore (A = B) = A_1 A_0 B_1 B_0$$


$$\Rightarrow \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 \bar{B}_0$$

$$= \bar{A}_1 \cdot \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + A_1 B_1 (A_0 B_0 + \bar{A}_0 \bar{B}_0)$$

$$\Leftrightarrow \bar{A}_1 \bar{B}_1 (\overline{A_0 \oplus B_0}) + A_1 B_1 (\overline{A_0 \oplus B_0}) = (\overline{A_0 \oplus B_0}) (\overline{A_1 \oplus B_1})$$

Logic

Logic Diagram of 2-bit comparator



10
11
10
00
00

\$\bar{A}\_1, \bar{B}\_1 +

\$\bar{A}\_0, \bar{B}\_2, \bar{B}\_0\$

\$B\_1, B\_0 +

\$B\_1 \bar{B}\_0\$

\$1, (A\_0 B\_0 +

\$\bar{A}\_0 \cdot \bar{B}\_0)\$

\$3\_0)

\$\overline{(A\_1 \oplus B\_1)}, \overline{(A\_1 \oplus B\_1)}